Energy-aware wireless systems with adaptive power-fidelity tradeoffs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 13, Issue 2, 2005, Pages 211-224

  Raghunathan, Vijay ^a   Pereira, Cristiano L ^b   Srivastava, Mani B ^a   Gupta, Rajesh K ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Dynamic power management; Dynamic voltage scaling; Real time systems; Wireless embedded systems

Indexed keywords

COMPUTATION THEORY; COMPUTER SIMULATION; FEEDBACK; MULTIMEDIA SYSTEMS; REAL TIME SYSTEMS; SENSORS;

DYNAMIC POWER MANAGEMENT; DYNAMIC VOLTAGE SCALING; WIRELESS EMBEDDED SYSTEMS;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 13844267101     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.840773     Document Type: Article

References (44)

1. A. P. Chandrakasan and R. W. Brodersen, Low Power CMOS Digital Design. Norwell, MA: Kluwer, 1996.
2. A. Raghunathan, N. K. Jha, and S. Dey, High-Level Power Analysis and Optimization. Norwell, MA: Kluwer, 1998.
3. L. Benini and G. De Micheli, Dynamic Power Management: Design Techniques and CAD Tools. Norwell, MA: Kluwer, 1997.
4. T. A. Pering, T. D. Burd, and R. W. Brodersen, "The simulation and evaluation of dynamic voltage scaling algorithms," in Proc. ACM ISLPED, 1998, pp. 76-81.
5. Y.-T. S. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," IEEE Trans. Comput. Aided Des. Integrat. Circuits Syst., vol. 16, no. 12, pp. 1477-1487, Dec. 1997.
6. eCos Real-Time OS [Online]. Available: http://www.redhat.com/embedded/ technologies/ecos
7. Intel XScale Microarchitecture [Online], Available: http://developer. intel.com/design/xscale/
8. D. Grunwald et al., "Policies for dynamic clock scheduling," in Proc. ACM Symp. OSDI, 2000, pp. 73-86.
9. M. B. Srivastava, A. P. Chandrakasan, and R. W. Brodersen, "Predictive system shutdown and other architectural techniques for energy efficient programmable computation," IEEE Trans. VLSI Syst., vol. 4, no. 1, pp. 42-55, Mar. 1996.
10. C. Hwang and A. Hu, "A predictive system shutdown method for energy saving of event driven computation," in Proc. IEEE ICCAD, 1997, pp. 28-32.
11. T. Simunic, L. Benini, P. Glynn, and G. De Micheli, "Dynamic power management for portable systems," in Proc. ACM MOBICOM, 2000, pp. 11-19.
12. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," IEEE Trans. VLSI Syst., vol. 8, no. 3, pp. 299-316, Jun. 2000.
13. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," in Proc. ACM Symp. OSDI, 1994, pp. 13-23.
14. K. Govil, E. Chan, and H. Wasserman, "Comparing algorithms for dynamic speed-setting of a low-power CPU," in Proc. ACM MOBICOM, 1995, pp. 13-25.
15. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. Annu. Symp. Foundations of Computer Science, 1995, pp. 374-382.
16. I. Hong, M. Potkonjak, and M. B. Srivastava, "On-line scheduling of hard real-time tasks on variable voltage processors," in Proc. IEEE ICCAD, 1998, pp. 653-656.
17. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processors," in Proc. ACM ISLPED, 1998, pp. 197-202.
18. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. IEEE/ACM DAC, 1999, pp. 134-139.
19. T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000.
20. T. A. Pering, T. D. Burd, and R. W. Brodersen, "Voltage scheduling in the lpARM microprocessor system," in Proc. ACM ISLPED, 2000, pp. 96-101.
21. A. Manzak and C. Chakrabarty, "Variable voltage task scheduling for minimizing energy or minimizing power," in Proc. IEEE ICASSP, 2000, pp. 3239-3242.
22. C. M. Krishna and Y. H. Lee, "Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems," in Proc. IEEE RTAS, 2000, pp. 156-165.
23. P. Pillai and K. G. Shin, "Real-time dynamic voltage scaling for low power embedded operating systems," in Proc. ACM Symp. Operating Systems Principles, 2001, pp. 89-102.
24. F. Gruian, "Hard real-time scheduling for low energy using stochastic data and DVS processor," in Proc. ACM ISLPED, 2001, pp. 46-51.
25. J. Pouwelse, K. Langendoen, and H. Sips, "Energy priority scheduling for variable voltage processors," in Proc. ACM ISLPED, 2001, pp. 28-33.
26. J. Luo and N. K. Jha, "Power conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems," in Proc. IEEE ICCAD, 2000, pp. 357-364.
27. _, "Battery aware static scheduling for distributed real-time embedded systems," in Proc. ACM/IEEE DAC, 2001, pp. 444-449.
28. D. Zhu, R. Melhem, and B. Childers, "Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems," in Proc. IEEE RTSS, 2001, pp. 95-105.
29. N. K. Jha, "Low power system scheduling and synthesis," in Proc. IEEE ICCAD, 2001, pp. 259-263.
30. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real time environment," J. ACM, vol. 20, pp. 46-61, Jan. 1973.
31. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman and Co., 1979.
32. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processors," in Proc. IEEE RTSS, 1998, pp. 178-187.
33. A. Sinha and A. P. Chandrakasan, "Jouletrack: A web based tool for software energy profiling," in Proc. IEEE/ACM DAC, 2001, pp. 220-225.
34. J. L. W. V. Jensen, "Sur les fonctions convexes et les inegalites entre les valeurs moyennes," Acta. Math., vol. 30, pp. 175-193, 1906.
35. W. Namgoong and T. H. Meng, "A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1997, pp. 380-381.
36. V. Gutnik and A. P. Chandrakasan, "Embedded power supply for low-power DSP," IEEE Trans. VLSI Syst., vol. 5, no. 4, pp. 425-435, Dec. 1997.
37. Intel StrongARM Processors [Online]. Available: http://developer.intel. com/design/strong/
38. A. Burns and A. Welling, Real-Time Systems and Their Programming Languages. Reading, MA: Addison-Wesley, 1989.
39. PARSEC Parallel Simulation Language [Online]. Available: http://pcl.cs.ucla.edu/projects/parsec/
40. A. Burns, K. Tindell, and A. Wellings, "Effective analysis for engineering real-time fixed priority schedulers," IEEE Trans. Software Eng., vol. 21, no. 5, pp. 475-480, May 1995.
41. N. Kim, M. Ryu, S. Hong, M. Saksena, C. Choi, and H. Shin, "Visual assessment of a real time system design: A case study on a CNC controller," in Proc. IEEE RTSS, 1996, pp. 300-310.
42. C. Pereira, V. Raghunathan, S. Gupta, R. Gupta, and M. Srivastava, "A software architecture for building power aware real time operating systems," Univ. California, Irvine, CA, Tech. Report #02-07, Mar. 2002.
43. Power Aware Distributed Systems Project [Online]. Available: http://www.ics.uci.edu/cpereira/pads
44. Intel 80200 Evaluation Board [Online]. Available: http://developer.intel. com/design/xscale/