HiDRA: A new architecture for heterogeneous embedded systems

Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

Volumn , Issue , 2004, Pages 164-170

  Salcic, Z ^a   Roop, P ^a   Hui, D ^a   Radojevic, I ^a  

^a UNIVERSITY OF AUCKLAND   (New Zealand)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; DATA FLOW ANALYSIS;

CODE SIZE; CONTROL FLOW; HETEROGENEOUS EMBEDDED SYSTEMS; SYSTEM-LEVEL LANGUAGES;

EMBEDDED SYSTEMS;

EID: 12744278475     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. S. Edwards et al., Design of Embedded Systems: Formal Models, Validation and Synthesis, Proceedings of the IEEE, Vol. 85, No. 3, 1997.
2. J-M Daveau et al. Protocol Selection and Interface Generation for Hardware-Software Codesign, IEEE Transaction on VLSI Systems, Vol 5, No 1, March 1997.
3. G. Berry and G. Gonthier, The Esterel Synchronous Programming Language, Science of Computer Programming, Vol 19, pp. 87-152, 1992.
4. D. Harel, Statecharts: A Visual Formalism for Complex Systems, Science of Computer Programming, 8 (1987), 231-274.
5. L. Lavagno and E. Sentovich, ECL: A Specification Environment for System-Level Design, DAC 1999.
6. E.A.Lee and D.G.Messerschmitt: Synchronous Dataflow, Proceedings of the IEEE, 75(9): 1235-1245, 1987.
7. N. Halbwachs, P. Caspi and D. Pilaud, The Synchronous Dataflow Programming Language Lustre. Another Look at Real-Time Programming, Proceedings of the IEEE, 1991.
8. F. Balarin et al. Hardware Software Codesign of Embedded Systems: The POLIS Approach, Kluwer Academic Press, 1997.
9. G. Berry, S. Ramesh, and R.K Shyamasundar, "Communicating Reactive Processes," Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pp 85-98, Jan. 1993. (CRP)
10. S. Ramesh, Communicating Reactive State Machines: Design, Model and Implementation, IFAC Workshop on Distributed Computer Control Systems, Pergamon Press, September 1998.
11. M. Keating and P. Bricaud, Reuse Methodology Manual for System on a Chip Design, Kluwer Academic, 1999.
12. A. Iyer and D. Marculescu, Power and Performance Evaluation of Globaly Asynchronous Locally Synchronous Processors, International Symposium on Computer Architecture, IEEE, 2002.
13. T. Grotker, System design with SystemC, Kluwer Academic, 2002.
14. D. D. Gajski et al., SpecC Specification Language and Methodology, Kluwer Academic, 2000.
15. Z. Salcic, P. Roop, M. Biglari-Abhari, A. Bigdeli, REFLIX: A Processor Core with Native Support for Control Dominated Embedded Applications.
16. E. Chow, J. Y. Tong, S. Dayaratne, P. Roop, Z. Salcic, RePIC- A New Processor Architecture Supporting Direct Esterel Execution, School of Engineering Report No. 612, 2004.
17. The Altera FPGA Family. Details from www.altera.com.