Mixed analog/digital chaotic neuro-computer prototype: 400-neuron dynamical associative memory

IEEE International Conference on Neural Networks - Conference Proceedings

Volumn 3, Issue , 2004, Pages 1717-1722

  Horio, Yoshihiko ^a   Okuno, Takahide ^a   Mori, Koji ^a  

^a TOKYO DENKI UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; DYNAMICAL ASSOCIATIVE MEMORY (DAM); NEURO-COMPUTER PROTOTYPE;

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CHAOS THEORY; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; INTEGRATED CIRCUITS; MATHEMATICAL MODELS;

NEURAL NETWORKS;

EID: 10844221590     PISSN: 10987576     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2004.1380862     Document Type: Conference Paper

References (17)

1. K. Aihara, T. Takabe and M. Toyoda, "Chaotic neural networks," Phys. Lett. A, vol. 144, pp. 333-340, 1990.
2. M. Adachi and K. Aihara, "Associative dynamics in a chaotic neural network," INNS Neural networks, vol. 10, no. 1, pp. 83-98, 1997.
3. I. Tsuda, "Dynamic link of memory - Chaotic memory map in neoequilibrium neural networks," Neural Networks, vol. 5, no. 2, pp. 313-326, 1992.
4. S. Nara, P. Davis, and H. Totsuji, "Memory search using complex dynamics in a recurrent neural network model," INNS Neural Networks, vol. 6, no. 7, pp. 963-973, 1993.
5. P. Davis, "Application of optical chaos to temporal pattern search in a nonlinear optical resonator," Jpn. J. Appl. Phys., vol. 29, no. 7, pp. L1238-L1240, 1990.
6. K. Kaneko, "Clustering, coding, switching hierarchical ordering and control in network of chaotic elements," Physica D, vol. 41, pp. 137-172, 1990.
7. K. Kaneko, "Chaotic itinerancy," Chaos, vol. 13, no. 3, pp. 926-936, 2003.
8. H. T. Siegelman, "Neural networks and analog computation," Birkhäuser, Boston, 1999.
9. L. Blum, E. Cucker, M. Shub and S. Smale, "Complexity and real computation," Springer-Verlag, New York, 1997.
10. K. Aihara, "Chaos engineering and its application to parallel distributed processing with chaotic neural networks," Proc. of the IEEE, vol. 90, no. 5, pp. 919-930, 2002.
11. T. Okuno, H. Ozawa, Y. Horio and K. Aihara, "A mixed analog/digital chaotic neuro-computer prototype: A 200-neuron dynamical associative memory," Tech. Rep. IEICE, vol. 103, no. 37, pp. 37-42, 2003. (in Japanese)
12. Y. Horio, K. Aihara and O. Yamamoto, "Neuron-synapse IC chip-set for large-scale chaotic neural networks," IEEE Trans. Neural Networks, vol. 14, no. 5, pp. 1393-1404, 2003.
13. Y. Horio and K. Aihara, "Chaotic neuro-computer," in Chaos in Circuits and Systems, G. Chen and T. Ueta eds., World Scientific Publishers, pp. 237-255, 2002.
14. L. Chen and K. Aihara, "Chaotic simulated annealing by a neural network model with transient chaos," INNS Neural Networks, vol. 8, pp. 915-930, 1995.
15. C. Kobayashi, Y. Horio, and K. Aihara, "Chaotic neuron circuit for a large-scale chaotic neuro-computer," Tech. Rep. IEICE, volNLP2001-55, pp. 13-20, Nov., 2001. (in Japanese)
16. M. Yoneda, I. Kobayashi, O. Yamamoto, Y. Horio and K. Aihara, "A switched-capacitor chaotic neuro-computer: Medium-scale implementation," in Proc. Sixth Int. Symp. on Artificial Life and Robotics, vol. 1, pp. 173-176, Oita, Japan, Jan. 26-28, 2000.
17. C. Kobayashi, M. Hayashi, K. Doyoun, Y. Horio, and K. Aihara, "A circuit emulator for a large-scale SC chaotic neuro-computer," Tech. Rep. IEICE, vol. NLP2000-44, pp. 103-110, 2000.