Mechanical shock testing and modeling of PC motherboards

Proceedings - Electronic Components and Technology Conference

Volumn 1, Issue , 2004, Pages 1047-1054

  Pitarresi, James ^a   Roggeman, Brian ^a   Chaparala, Satish ^a   Geng, Phil ^b  

^a State University of New York   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT BOARDS; MECHANICAL SHOCK TESTING; MOTHERBOARDS; SHOCK RESPONSE SPECTRUM (SRS);

COMPUTER SIMULATION; FAILURE ANALYSIS; MATHEMATICAL MODELS; MECHANICAL PROPERTIES; MECHANICAL TESTING; MICROPROCESSOR CHIPS; NETWORKS (CIRCUITS); SHOCK TESTING; STIFFNESS MATRIX;

PERSONAL COMPUTERS;

EID: 10444237957     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (26)

1. Barker, Donald B., Abhijit Dasgupta, Michael G. Pecht, "PWB Solder Joint Fatigue Life Calculations Under Thermal and Vibrational Loading," Journal of the IES, Vol. 35, no. 1, pp 17-25, January 1992.
2. Deiters, T., Baker, M., Indermuehle, K, and Engelhart, C., (2000) "Using Analysis for Drop or Other Shock Environments," Sound and Vibration, V 34, N 10, Oct., pp. 26-30.
3. Eshleman, Ronald, L. (1972) Shock and Vibration Technology with Applications to Electrical Systems: A Survey, NASA, Washington, DC.
4. Ewins, D.J., (1984) Modal Testing; Theory and Practice, John Wiley, NY.
5. nd ECTC, San Diego, CA, May.
6. Inman, D., (2001) Engineering Vibration, Prentice-Hall, Englewood, NJ.
7. th International LS-DYNA Users Conference, Dearborn, MI, May, pp. 14/2-14/10.
8. Luan, J., Tee, T.Y., Pek, E., Lim, C.T., and Zhong, Z., (2003), "Modal Analysis and Dynamic Response of Board Level Drop Test,", 5th Electronics Packaging Conference, Singapore, Dec. , pp 233-243.
9. Nuclear Regulatory Commission, 1976, Regulatory Guide 1.92, Rev 1, United States Nuclear Regulatory Commission.
10. Ong, Y.C., Shim, V.P.W., Chai, T.C., and Lim, C.T., (2003), "Comparison of Mechanical Response of PCB's subjected to Product-Level and Board-Level Drop Impact Tests," 5th Electronics Packaging Conference, Singapore, Dec., pp 223-227.
11. Pitarresi, J.M. and Di Edwardo, A.,(1991), "Optimal Support Locations for Circuit Cards Populated with Modules," ASME Winter Conference, Atlanta, Ga., December 1-6, paper no. 91-WA-EEP-2.
12. Pitarresi, J.M. and Primavera, A., (1991), "Comparison of Vibration Modeling Techniques for Printed Circuit Cards," ASME Winter Conference, Atlanta, Ga., December 1-6, paper no. 91-WA-EEP-34.
13. Pitarresi, J.M., "Modeling of Printed Circuit Cards Subject to Vibration", IEEE Proceedings of the Circuits and Systems Conference, New Orleans, LA, May 3-5, 1990, pp. 2104-2107.
14. Pitarresi, J.M., Celetka, D., Coldwel, R. and Smith, D., (1991), "The Smeared Properties Approach to FE Vibration Modeling of Printed Circuit Cards," ASME Journal of Electronics Packaging, Vol. 113, September, pp. 250-257.
15. Pitarresi, J.M. and Primavera, A., (1992) "Comparison of Vibration Modeling Techniques for Printed Circuit Cards," ASME Journal of Electronics Packaging, Vol. 114, December, pp. 378-383.
16. Pitarresi, J.M. and Akanda, A., (1993), "Random Vibration Response of a Surface Mounted Lead/Solder Joint," Proc. ASME International Electronics Packaging Conference, Vol 1, Binghamton, NY, Sept, pp. 207-217.
17. nd ECTC, San Diego, CA.
18. Ren, W. and Wang, J., (2003), "Shell-Based Simplified electronic Package Model Development and its Application for Reliability Analysis," 5th Electronics Packaging Conference, Singapore, Dec., pp 217-222.
19. Shah, K., (1999), "Basis for Intel Mechanical Shock Requirements," Intel Assembly and Test Technology Journal, V 2, pp. 1-6.
20. rd Ed, Prentice-Hall, Englewood, NJ.
21. Sitaraman, R., (2003), Simulation of Three-Point Bend Test and its Application in Model Analysis of a Populated Printed Circuit Board, MS Thesis, Binghamton University, State University of New York.
22. Steinberg, D.S.,(1988), Vibration Analysis for Electronic Equipment, 2nd Ed., John Wiley and Sons, New York, NY.
23. Tan, L.B., Seah, S.K.W., Wong, E.H., Xiaowu, Z., Tan, V.B.C., and Lim, C.T., (2003), Board Level Solder Joint Failures by Static and Dynamic Loads, 5th Electronics Packaging Conference, Singapore, Dec., pp 224-251.
24. Tee, T.Y., Ng, H.S., Lim, C.T., Pek, E., and Zhong, Z., (2003), "Drop Test and Impact Life Prediction Model for QFN Packages," Journal SMT, Vol 16, Issue 3, pp 31-39.
25. Tee, T.Y., Ng, H. S., and Zhong, Z., (2003), "Design for Enhanced Solder Joint Reliability of Integrated Passive Devices under Board Level Drop Test and Thermal Cycling Test,", 5th Electronics Packaging Conference, Singapore, Dec., pp. 210 - 216.
26. Xu, L., Wang, J., Reinikainen, T., Han, Z.X., and Wang, B.P., (2003), "Numerical Studies of the Mechanical Response of Solder Joint to Drop/Impact Load," 5th Electronics Packaging Conference, Singapore, Dec. , pp 228-232.