메뉴 건너뛰기




Volumn 2, Issue , 2004, Pages 1251-1255

Fabrication and parametric study of wafer-level multiple-copper-column interconnect

Author keywords

[No Author keywords available]

Indexed keywords

MULTI-COPPER-COLUMN (MCC) INTERCONNECTS; SINGLE-COPPER-COLUMN (SCC) INTERCONNECTS; WAFER LEVEL INTERCONNECTS; WIRE BONDING;

EID: 10444226510     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (4)

References (9)
  • 1
    • 0033687377 scopus 로고    scopus 로고
    • Wafer level chip scale packaging (WL-CSP): An overview
    • May
    • Philip Garrou. "Wafer Level Chip Scale Packaging (WL-CSP): An Overview", IEEE Transactions on Advanced Packaging, Vol. 23, No. 2, May 2000, pp198.
    • (2000) IEEE Transactions on Advanced Packaging , vol.23 , Issue.2 , pp. 198
    • Garrou, P.1
  • 6


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.