Crosstalk reduction by transistor sizing

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1999-January, Issue , 1999, Pages 137-140

  Xiao, Tong ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; TRANSISTORS;

CROSSTALK NOISE; CROSSTALK REDUCTION; OPTIMIZATION TECHNIQUES; SMALL AREA; TRANSISTOR SIZING; WIRE SPACING; WIRE WIDTH;

CROSSTALK;

EID: 0742275730     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.1999.759786     Document Type: Conference Paper

References (16)

1. H. B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI", Addison-Wesley Publishing Co. 1990.
2. D. H. Cho, Y. S. Eo, N. H. Kim, J. K. Wee, O. K. Kwon, and H. S. Park, "Interconnect Capacitance, Crosstalk, and Signal Delay for 0.35um CMOS Technology", Proc. IEDM '96, pp.619-622.
3. J. Cong, L. Hei, C. K. Kok and Z.Pan, "Global Interconnect Sizing and spacing with Consideration of Coupling Capacitance", ICCAD 97, pp. 478-485.
4. W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers", Journal of Applied Physics, Volume 19, Jan-Dec. 1948, p55-63.
5. J. P. Fishburn, A. E. Dunlop, "TILOS: A Posynomial Approach to Transistor Sizing", Proceedings of ICCAD 85, p326-328.
6. T. Gao, C. Liu, "Minimum Crosstalk Switchbox Routing", Proc. ICCAD 94, page 610-615, 1994.
7. NEOS guide, http://www-c.mcs.anl.gov/home/otc/Guide.
8. C. H. Papadimitriou, K. Steiglitz, "Combinatorial Optimization: Algorithms and Complexity", Prentice-Hall, Inc., 1982, pl7.
9. L. Pileggi, "Coping with RC(L) Interconnect Design Headaches", Proc. ICCAD 95, p246-253.
10. T. Sakurai, "Closed-Form Expression for Interconnection Delay, Coupling, and Crosstalk in VLSI's", IEEE Trans, on Electron Devices, vol. 40, no. 1, 1993, pp. 118-124.
11. G. Strang, "Linear Algebra and Its Applications", Third edition, Harcourt Brace Jovanovich, Inc., 1988, p339.
12. S. S. Sapatnekar, "An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization", IEEE Trans, on CAD of IC and Systems, vol. 12, no. 11, 1993, pl621-1634.
13. J. Shyu, A. Sangiovanni-Vincentelli, J. P. Fishburn, "Optimization-Based Transistor Sizing", IEEE Journal of Solid-State Circuits, vol. 23, no. 2, April 1988.
14. A. Vittal, M. Marek-Sadowska, "Crosstalk Reduction for VLSI", IEEE Trans, on CAD, March, 1997, vol. 16, no. 3, pp. 290-298.
15. A Vittal, L.H.Chen,M. Marek-Sadowska, K.P.Wang and X. Yang, "Crosstalk in Resistive VLSI Interconnections", to be presented at 12th International Conference on VLSI Design.
16. T. Xue, E. S. Kuh and D. Wang, "Post Global Routing Crosstalk Risk Estimation and Reduction", Proc. ICCAD 96, pp. 302-309.