Optimality and stability study of timing-driven placement algorithms

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 472-478

  Cong, Jason ^a   Romesis, Michail ^a   Xie, Min ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DELAY CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS; OPTIMIZATION; PERTURBATION TECHNIQUES; TIMING CIRCUITS;

SYNTHETIC CIRCUITS; TIMING DRIVEN PLACEMENT;

INTEGRATED CIRCUIT LAYOUT;

EID: 0348040120     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159726     Document Type: Conference Paper

References (21)

1. C. Chang, J. Cong, and M. Xie, "Optimality and scalability study of existing placement algorithms," in Proc. Asia South Pacific Design Automation Conference, pp. 621 - 627, 2003.
2. J. Cong, M. Romesis, and M. Xie, "Optimality, scalability and stability study of partitioning and placement algorithms," in Proc. International Symposium on Physical Design, pp. 88 - 94, 2003.
3. M. Jackson and E. S. Kuh, "Performance-driven placement of cell based IC's," in Proc. Design Automation Conf, pp. 370-375, 1989.
4. A. Srinivasan, K. Chaudhary, and E. S. Kuh, "RITUAL: A performance driven placement for small-cell ICs," in Proc. Int. Conf. on Computer Aided Design, pp. 48-51, 1991.
5. T. Hamada, C. K. Cheng, and P. M. Chau, "Prime: a timing-driven placement tool using a piecewise linear resistive network approach," in Proc. Design Automation Conf, pp. 531-536, 1993.
6. A. E. Dunlop, V. D. Agrawal, D. N. Deutsch, M. F. Jukl, P. Kozak, and M. Wiesel, "Chip layout optimization using critical path weighting," in Proc. Design Automation Conf, pp. 133-136, 1984.
7. R. Nair, C. L. Herman, P. Hauge, and E. J. Yoffa, "Generation of performance constraints for layout," IEEE Trans. on Computer-Aided Design, vol. 8, no. 8, pp. 860-874, 1989.
8. R. S. Tsay and J. Koehl, "An analytic net weighting approach for performance optimization in circuit placement," in Proc. Design Automation Conf, pp. 620-625, 1991.
9. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. Design Automation Conf, pp. 269-274, 1998.
10. M. Mutton, J. P. Grossman, J. Rose, and D. Cornell, "Characterization and parameterized random generation of digital circuits," in Proc. Design Automation Conf, pp. 94-99, ACM Press, 1996.
11. P. Verplaetse, D. Stroobandt, and J. Van Campenhout, "Synthetic benchmark circuits for timing-driven physical design applications," in Proc. International Conference on VLSI, pp. 31-37, CSREA Press, 2002.
12. W. C. Elmore, "The Transient Response of Damped Linear Networks," Journal of Applied Physics, vol. 19, pp. 55 -63, 1948.
13. J. Cong, and D. Pan, "Interconnect delay estimation models for synthesis and design planning," in Asia Pacific Design Automation Conference, pp. 97-100, 1999.
14. R. Hitchcock, G. Smith, and D. Cheng, "Timing Analysis of Computer Hardware," IBM J. Res. Develop., vol. 26, pp. 100-108, 1982.
15. Xilinx Inc., Virtex 2.5V FPGA Complete Data Sheet (all four Modules).
16. A. Marquardt, V. Betz, and J. Rose, "Timing-driven placement for FPGAs," in Proc. of the ACM/SIGDA international symposium on Field programmable gate arrays, pp. 203-213, ACM Press, 2000.
17. http://cadlab.cs.ucla.edu/̃pubbench/tpeko.htm.
18. V. Betz and J. Rose, "VPR: A New Packing, Placement and Routing Tool for FPGA Research," in Proc. of Seventh International Workshop on Field-Programmable Logic and Applications, pp. 213-222, 1997.
19. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, 1999.
20. http://www.eecg.toronto.edu/̃vaghn/vpr/vpr.html.
21. T. Kong, "A novel net weighting algorithm for timing-driven placement," in Proc. Intl. Conf. on Computer-Aided Design, pp. 172 - 176, 2002.