On the use of mutations in Boolean minimization

Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001

Volumn , Issue , 2001, Pages 300-307

  Fiser P ^a   Hlavicka J ^a  

^a CZECH TECHNICAL UNIVERSITY IN PRAGUE   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

SYSTEMS ANALYSIS;

BOOLEAN FUNCTION MINIMIZATION; BOOLEAN MINIMIZATION; INPUT VARIABLES; LARGE CIRCUITS; LITERALS; PRIME IMPLICANTS; STATE OF THE ART;

BOOLEAN FUNCTIONS;

EID: 26744479448     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2001.952308     Document Type: Conference Paper

References (17)

1. Brayton, R.K. et al.: Logic minimization algorithms for VLSI synthesis. Boston, MA, Kluwer Academic Publishers, 1984
2. Coudert, O. - Madre, J.C.: Implicit and incremental computation of primes and essential primes of Boolean functions, In Proc. of the Design Automation Conf. (Anaheim, CA, June 1992), pp. 36-39
3. Coudert, O.: Two-level Logic Minimization: an Overview, Integration, the VLSI journal, 17-2, pp. 97-140, Oct. 1994.
4. Fišer, P. - Hlavička, J.: Efficient Minimization Method for Incompletely Defined Boolean Functions, Proc. 4th Int. Workshop on Boolean Problems, Freiberg, (Germany), Sept. 21-22, 2000, pp. 91-98
5. Fišer, P. - Hlavička, J.: Implicant Expansion Method used in the BOOM Minimizer. Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop (DDECS'01), Gyor (Hungary), 18-20.4.2001, pp. 291-298
6. Hachtel, G.D. - Somenzi, F.: Logic synthesis and verification algorithms. Boston, MA, Kluwer Academic Publishers, 1996, 564 pp.
7. Hlavička, J. - Fišer, P.: Algorithm for Minimization of Partial Boolean Functions, Proc. IEEE Design and Diagnostics of Electronic Circuits and Systems (DDECS00) Workshop, Smolenice (Slovakia), 5-7.4.2000, pp.130-133
8. McCluskey, E.J.: Minimization of Boolean functions. The Bell System Technical Journal, 35, No. 5, Nov. 1956, pp. 1417-1444
9. McGeer, P. et al.: ESPRESSO-SIGNATURE: A new exact minimizer for logic functions. Proc. DAC'93
10. Nguyen, L. - Perkowski, M. - Goldstein, N.: Palmini - fast Boolean minimizer for personal computers. In Proc. DAC'87, pp.615-621
11. Ostapko, D.L. - Hong, S.J.: Generating test examples for heuristic Boolean minimization. IBM Journal of Res. & Dev., Sept. 1974, pp. 459-464
12. Quine, W.V.: The problem of simplifying truth functions, Amer. Math. Monthly, 59, No. 8, 1952, pp. 521-531.
13. Rudell, R.L. - Sangiovanni-Vincentelli, A.L.: Multiple-valued minimization for PLA optimization. IEEE Trans. on CAD, 6(5): 725-750, Sept.1987
14. Rudell, R.L.: Logic Synthesis for VLSI Design, PhD Thesis, UCB/ERL M89/49, 1989.
15. http://cs.felk.cvut.cz/~fiserp/boom/
16. http://eda.seodu.co.kr/~chang/download/espresso/
17. ftp://ic.eecs.berkeley.org