Improving Performance by Branch Reordering

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 5, 1998, Pages 130-141

  Yang, Minghui ^a   Uh, Gang Ryung ^b   Whalley, David B ^a  

^a Florida State University   (United States)

^b NOKIA RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0347507545     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/277652.277711     Document Type: Article

References (16)

1. F. Allen and J. Cocke, "A Catalogue of Optimizing Transformations," pp. 1-30 in Design and Optimization of Compilers, ed. R. Rustin, Prentice-Hall, Englewood Cliffs, NJ (1971).
2. M. E. Benitez and J. W. Davidson, "A Portable Global Optimizer and Linker," Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, pp. 329-338 (June 1988).
3. R. Bodik, R. Gupta, and M. Soffa, "Interprocedural Conditional Branch Elimination," Proceedings of the SIGPLAN '97 Conference on Programming Language Design and Implementation, pp. 146-158 (June 1997).
4. B. Calder and D. Grunwald, "Reducing Branch Costs via Branch Alignment," Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 242-251 (October 1994).
5. R. M. Clapp, L. Duchesneau, R. A. Volz, T. N. Mudge, and T. Schultze, "Toward Real-Time Performance Benchmarks for Ada," Communications of the ACM 19(8) pp. 760-778 (August 1986).
6. J. W. Davidson and S. Jinturkar, "Aggressive Loop Unrolling in a Retargetable, Optimizing Compiler," Proceedings of Compiler Construction Conference, pp. 59-73 (April 1996).
7. J. W. Davidson and D. B. Whalley, "A Design Environment for Addressing Architecture and Compiler Interactions," Microprocessors and Microsystems 15(9) pp. 459-472 (November 1991).
8. J. A. Fisher and S. M. Freudenberger, "Predicting Conditional Branch Directions from Previous Runs of a Program," Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 85-95 (October 1992).
9. S. C. Johnson, "A Tour Through the Portable C Compiler," Unix Programmer's Manual, 7th Edition 2B p. Section 33 (January 1979).
10. F. Mueller and D. B. Whalley, "Avoiding Conditional Branches by Code Replication," Proceedings of the SIGPLAN '95 Conference on Programming Language Design and Implementation, pp. 56-66 (June 1995).
11. D. A. Spuler, "Compiler Code Generation for Multiway Branch Statements as a Static Search Problem," Technical Report 94/03, James Cook University, Townsville, Australia (January 1994).
12. G. Uh, Effectively Exploiting Indirect Jumps, PhD Dissertation, Florida State University, Tallahassee, FL (December 1997).
13. G. R. Uh and D. B. Whalley, "Coalescing Conditional Branches into Efficient Indirect Jumps," Proceedings of the International Static Analysis Symposium, pp. 315-329 (September 1997).
14. Minghui Yang, Improving Performance by Branch Reordering, Masters Thesis, Florida State University, Tallahassee, FL (1998).
15. C. Young, D. S. Johnson, D. R. Karger, and M. D. Smith, "Near-optimal Intraprocedural Branch Alignment," Proceedings of the SIGPLAN '97 Conference on Programming Language Design and Implementation, pp. 183-193 (June 1997).
16. C. Young and M. D. Smith, "Improving the Accuracy of Static Branch Prediction Using Branch Correlation," Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 232-241 (October 1994).