Aggressive loop unrolling in a retargetable, optimizing compiler

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1060, Issue , 1996, Pages 59-73

  Davidson, Jack W ^a   Jinturkar, Sanjay ^a  

^a University of Virginia   (United States)

Author keywords

Code improving transformations; Compiler optimizations; Loop transformations; Loop unrolling

Indexed keywords

CODES (SYMBOLS); COSINE TRANSFORMS; EMBEDDED SYSTEMS; PROGRAM PROCESSORS;

COMMON SUBEXPRESSION ELIMINATION; COMPILER OPTIMIZATIONS; EXECUTION PERFORMANCE; INSTRUCTION LEVEL PARALLELISM; LOOP TRANSFORMATION; LOOP UNROLLING; OPTIMIZING COMPILERS; RUN-TIME PERFORMANCE;

PROGRAM COMPILERS;

EID: 84957718214     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61053-7_53     Document Type: Conference Paper

References (20)

1. Alexander, M. J., Bailey, M. W., Childers, B. R., Davidson, J. W., and Jinturkar, S., “Memory Bandwidth Optimizations for Wide-Bus Machines”, Proceedings of the 25th Hawaii international Conference on System Sciences, Maui, HA, January 1993, pp. 466–475.
2. Bacon, D. F., Graham, S. L., and Sharp, O. J., “Compiler Transformations for High-Performance Computing”, ACM Computing Surveys, 26(4), Dec. 1994, pp. 345–420.
3. Benitez, M. E. and Davidson, J. W., “The Advantages of Machine-Dependent Global Optimizations”, Proceedings of the Conference on Programming Languages and System Architecture, Springer Verlag Lecture Notes in Computer Science, Zurich, Switzerland, March 1994, pp. 105–124.
4. Davidson, J. W., and Fraser, C. W., “The Design and Application of a Retargetable Peephole Optimizer”, ACM Transactions on Programming Languages and Systems, 2(2), April 1980, pp. 191–202.
5. Davidson, J. W. and Whalley, D. B., “Ease: An Environment for Architecture Study and Experimentation”, Proceedings of the 1990 ACM Sigmetrics Conference on Measurement and Modelling of Computer Systems, Boulder, CO, May 1990, pp. 259–260.
6. Davidson, J. W. and Jinturkar, S., “Memory Access Coalescing: A Technique for Eliminating Redundant Memory Accesses”, Proceedings of SIGPLAN “94 Conference on Programming Language Design and Implementation, Orlando, FL, June 1994, pp 186–195.
7. Davidson, J. W. and Jinturkar, S., “An Aggressive approach to Loop Unrolling”, available as University of Virginia Technical Report # CS-95-26.
8. Davidson, J. W. and Jinturkar, S., “Improving Instruction-level Parallelism by Loop Unrolling and Dynamic Memory Disambiguation”, Proceedings of the 28th International Symposium on Microarchitecture, Ann Arbor, MI, Nov 1995, pp 125–134.
9. Alpha Architecture Handbook, Digital Equipment Corporation, Boston, MA, 1992.
10. Dongarra, J.J. and Hinds, A. R., “Unrolling Loops in Fortran”, Software-Practice and Experience, 9(3), Mar. 1979, pp. 219–226.
11. Fisher, J. A., Ellis, J. R., Ruttenberg, J. C. and Nicolau, A., “Parallel Processing: A Smart Compiler and a Dumb Machine”, Proceedings of the SIGPLAN'84 Symposium on Compiler Construction, Montreal, Canada, June 1984, pp. 37–47.
12. Freudenberger, S. M., Gross, T. R. and Lowney, P. G., “Avoidance and Suppression of Compensation Code in a Trace Scheduling Compiler”, ACM Transactions on Programming Languages and Systems, 16(4), July 1994, pp. 1156–1214.
13. Hennessy, J. L. and Patterson, D. A., Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc, San Mateo, CA, 1990.
14. IBM RISC System/6000 Technology, Austin, TX, 1990.
15. Kane, G., “MIPS RISC Architecture”, Prentice-Hall, Englewood Cliffs, NJ, 1992.
16. Mahlke, S. A., Chen, W. Y., Gyllenhaal, J. C. and Hwu, W. W., “Compiler Code Transformations for Superscalar-Based High-Performance Systems”, Proceedings of Supercomputing ‘92, Portland, OR, Nov. 1992, pp. 808–817.
17. MC32-Bit Microprocessor User's Manual, Prentice-Hall, Englewood Cliffs, N.J.
18. Stallman, R. M., Using and Porting GNU CC, Free Software Foundation, Cambridge, MA, 1989.
19. The SPARC Architecture Manual, Version 7, Sun Microsystems Corporation, Mountain View, CA, 1987.
20. Weiss, S, and Smith, J. E., “A Study of Scalar Compilation Techniques for Pipelined Supercomputers”, Proceedings of Second International Conference on Architectural Support for Programming Languages and Operating Systems”, Palo Alto, CA, Oct. 1987, pp. 105–109.