Power-aware bus encoding techniques for I/O and data buses in an embedded system

Journal of Circuits, Systems and Computers

Volumn 11, Issue 4, 2002, Pages 351-363

  Cheng, Wei Chung ^a   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Bus encoding; Flash memory; LCD controller; Palette assignment; Power aware

Indexed keywords

EID: 0347304570     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126602000501     Document Type: Article

References (20)

1. Intel StrongARM SA-1110, http://developer.intel.com.
2. Motorola M683XX DragonBall. http://www.motorola.com.
3. Sharp 77790. http://www.sharpmeg.com/lh77/lh77.html.
4. Hitachi H8/300L. http://semiconductor.hitachi.com/h8.html.
5. Palm PalmPilot. http://www.palm.com/products.
6. PocketPC. http://www.microsoft.com/pocketpc.
7. J. S. Kim, D. K. Jeong, and G. Kim, "A multi-level multi-phase charge-recycling method for low-power AMLCD column drivers", IEEE J. Solid-State Circuits 35, 1 (2002) 74-84.
8. S. W. Lee, J. S. Kim, and C. H. Han, "Pixel arrangement for low-power dot inversion liquid crystal display panels", Electron. Lett. 34, 16 (1998) 1604-1606.
9. L. Benini, G. DeMicheli, E. Macii, M. Poncino, and S. Quer, "System-level power optimization of special purpose applications: The beach solution", ISLPED-97: ACM/IEEE International Symposium on Low Power Electronics and Design, Monterey, CA, August 1997, pp. 24-29.
10. E. Musoll, T. Lang, and J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy", ISLPED-97: ACM/IEEE International Symposium on Low Power Electronics and Design, Monterey, CA, August 1997, pp. 202-207.
11. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O", IEEE Trans. VLSI Systems 3, 1 (1995) 49-58.
12. W. C. Cheng and M. Pedram, "Power-optimal encoding for DRAM address bus", ISLPED-00: ACM/IEEE International Symposium on Low Power Electronics and Design, 2000, pp. 250-252.
13. Intel StrongARM processors SA-1110/SA-1111, Development Platform, http://developer.intel.com/.
14. K. Roy and S. Prasad, "Syclop: Synthesis of CMOS logic for low power application", Proceedings of the International Conference on Computer Design, October 1992, pp. 464-467.
15. C. Y. Tsui, M. Pedram, and A. M. Despain, "Low power state assignment targeting two and multilevel logic implementations", IEEE Trans. Comput. Aided Design 17, 12 (1998) 1281-1291.
16. C. L. Su, C. Y. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors", IEEE Design and Test of Comput. 11, 4 (1994) 24-30.
17. PCMCIA, PC Card Standard, 1995. http://www.pc-card.com/.
18. CompactFlash Association, CF+ and CompactFlash Specification, July 1999. http://www.compactflash.org
19. Y. Shin, S. I. Chae, and K. Choi, "Partial bus-invert coding for power optimization of system level bus", ISLPED-98: ACM/IEEE International Symposium on Low Power Electronics and Design, 1998, pp. 127-129.
20. American National Standards Institute, AT Attachment Interface Document, X3.221-1994. http://www.ansi.org.