Low-power state assignment targeting two- and multilevel logic implementations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 17, Issue 12, 1998, Pages 1281-1291

  Tsui, Chi Ying ^a,b   Pedram, Massoud ^a   Despain, Alvin M ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^b University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0005284285     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.736568     Document Type: Article

References (15)

1. G. De Micheli, R.K. Brayton, and A. Sangiovanni-Vincentelli, "Optimal state assignment of finite state machines," IEEE Trans. Computer-Aided Design, vol. 4, pp. 269-285, July 1985.
2. G. De Micheli, "Symbolic design of combinational and sequential logic circuits implemented by two-level macros," IEEE Trans. Computer-Aided Design, vol. 5, pp. 597-616, Sept. 1986.
3. T. Villa and A. Sangiovanni-Vincentelli, "NOVA: State assignment of finite state machines for optimal two-level logic implementations," IEEE Trans. Computer-Aided Design, vol. 9, pp. 905-924, Sept. 1990.
4. S. Yang and M. Ciesielski, "On the relationship between input encoding and logic minimization," in Proc. 23rd Hawaii Int. Conf. System Sciences, Jan. 1990, vol. I, pp. 377-386.
5. S. Devadas and A.R. Newton, "Exact algorithms for output encoding, state assignment and four-level Boolean minimization," in Proc. 23rd Hawaii Int. Conf. System Sciences, Jan. 1990, vol. I, pp. 387-396.
6. S. Kirkpatrick, C.D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 1983.
7. B. Lin and A.R. Newton, "Synthesis of multiple-level logic from symbolic high-level description languages," in Proc. IFIP Int. Conf. Very Large Scale Integration, Aug. 1989, pp. 187-196.
8. S. Devadas, H-K.T. Ma, A. R. Newton, and A. Sangiovanni-Vincentelli, "MUSTANG: State assignment of finite state machines targeting multi-level logic implementations," in IEEE Trans. Computer-Aided Design, vol. 7, pp. 1290-1300, Dec. 1988.
9. X. Du, G. Hactel, B. Lin, and A.R. Newton, "MUSE: A multilevel symbolic encoding algorithm for state assignment," in IEEE Trans. Computer-Aided Design, vol. 10, pp. 28-38, Jan. 1991.
10. K. Roy and S. Prasad, "Syclop: Synthesis of CMOS logic for low power application," in Proc. Int. Conf. Computer Design, Oct. 1992, pp. 464-467.
11. E. Olson and S.M. Kang, "Low-power state assignment for finite state machines search," in Proc. Int. Workshop Low Power Design, Apr. 1994, pp. 63-68.
12. R. Rudell and A. Sangiovanni-Vincentelli, "Multiple-valued minimization for PLA optimization," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 727-751, Sept. 1987.
13. R. Rudell, "Logic synthesis for VLSI design," Ph.D. dissertation, University of California, Berkeley, 1989.
14. C.-Y. Tsui, M. Pedram, and A.M. Despain, "Exact and approximate methods for calculating signal and transition probabilities in FSMs," in Proc. 31st Design Automation Conf., June 1994, pp. 18-23.
15. R.K. Brayton, G. D. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. Boston, MA: Kluwer Academic, 1984.