Geometric model checking: An automatic verification technique for loop and data reuse transformations

Electronic Notes in Theoretical Computer Science

Volumn 65, Issue 2, 2002, Pages 67-82

  Shashidhar, K C ^a,b   Bruynooghe, Maurice ^b   Catthoor, Francky ^a,b   Janssens, Gerda ^b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; ERROR DETECTION; MATHEMATICAL MODELS; MATHEMATICAL TRANSFORMATIONS; OPTIMIZATION; SEMANTICS; SIGNAL PROCESSING;

AUTOMATIC VERFICATION; DATA REUSE TRANSFORMATION; GEOMETRIC MODEL CHECKING; OPTIMIZING PROGRAMS;

DATA TRANSFER;

EID: 0347150100     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1571-0661(04)80397-9     Document Type: Conference Paper

References (27)

1. Angelo C., Formal Hardware Verification in a Silicon Compilation Environment by means of Theorem Proving. PhD Thesis, KU Leuven, Belgium. 1994.
2. Banerjee U. Loop Transformations for Restructuring Compilers: The Foundations. 1993;Kluwer Academic Publishers
3. Banerjee U. Loop Parallelization. 1994;Kluwer Academic Publishers
4. Bultan T., R. Gerber, and W. Pugh, Symbolic Model Checking of Infinite State Systems Using Presburger Arithmetic. Proc. 9th Intl. Conf. on Computer Aided Verification (CAV), Israel. Orna Grumberg, ed., pp. 400-411, LNCS 1254. Springer-Verlag. 1997.
5. Catthoor F., Wuytack S., de Greef E., Balasa F., Nachtergaele L., Vandecappelle A. Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design. 1998;Kluwer Academic Publishers
6. Claesen L., Genoe M., Verlind E., Proesmans F., de Man H. SFG-Tracing: A Methodology of Design for Verifiability. Prinetto P., Camurati P. Correct Hardware Design Methodologies. 1992;187-202 North-Holland
7. Cousot P., and R. Cousot, Verification of Embedded Software: Problems and Perspectives. Proc. of the 1st Intl. Workshop on Embedded Software (EMSOFT), USA. pp. 97-113, LNCS 2211. 2001.
8. Čupák, M., F. Catthoor, and H. de Man, Efficient functional validation of system level loop transformations for multimedia applications. Proc. of 3rd Intl. Workshop on High Level Design Validation and Test (HLDVT), USA. pp. 72-79. 1998.
9. Feautrier P. Dataflow analysis of array and scalar references. International Journal of Parallel Programming. 20:(1):1991;23-53
10. Goos G. Issues in Compiling. Journal of UCS. 7:(5):2001;410-419. Springer
11. Kelly W., V. Maslov, W. Pugh, E. Rosser, T. Shpeisman, D. Wonnacott, The Omega Calculator and Library, Version 1.1.0. 1996. Available from: url:http://www.cs.umd.edu/projects/omeg.
12. Middelhoek P.F.A., Rajan S.P. From VHDL to efficient and first-time-right designs: a formal approach. ACM TODALS. 1:(2):1996;205-250
13. Necula, G. C., Translation Validation for an Optimizing Compiler. Proc. of the ACM Conf. on Programming Language Design and Implementation (PLDI), Canada. pp. 83-95. 2000.
14. 22pn upper bound on the complexity of presburger arithmetic. Journal of Computer and System Sciences. 16:(3):1978;323-332
15. Pnueli A., Siegel M., Shtrichman O. Translation Validation: From SIGNAL to C. Olderog E.-R., Steffen B. Correct System Design. 1999;231-255 Springer-Verlag, LNCS 1710
16. Pandya P., A. Pnueli, and L. Zuck, Translation Validation of Optimizing Compilers by Computational Induction. Tech. Rep., Courant Institute of Mathematical Sciences, New York University, USA. 2000.
17. Pugh W. The Omega test: a fast and practical integer programming algorithm for dependence analysis. Communications of the ACM. 35:(8):1992;102-114
18. Quilleré F., Rajopadhye S. Optimizing memory usage in the polyhedral model. ACM TOPLAS. 22:(5):2000;773-815
19. Ramalingam G., and T. Reps, Semantics of program representation graphs. Tech. Rep., TR-900, CS Dept., University of Wisconsin-Madison, USA. 1989.
20. Samsom H., Claesen L., de Man H. SynGuide: An environment for doing interactive correctness preserving transformations. Eggermont L., et al. VLSI Signal Processing VI. 1993;269-277 IEEE Press
21. Samsom H., F. Franssen, F. Catthoor, and H. de Man, System level verification of video and image processing specifications. Proc. of the 8th Intl. Symp. on System Synthesis (ISSS), USA. pp. 144-149. 1995.
22. Thiele L., Arzt U. On the synthesis of massively parallel architectures. International Journal of High Speed Electronics. 2:(4):1993;99-131
23. Tsichritzis D. The Equivalence Problem of Simple Programs. Journal of the ACM. 17:(4):1970;729-738
24. van Aelten F., Allen J., Devadas S. Event-Based Verification of Synchronous, Globally Controlled, Logic Designs Against Signal Flow Graphs. IEEE Trans. on CAD of Integrated Circuits and Systems. 13:(1):1994;122-134
25. Wolf M.E., Lam M.S. A Loop Transformation Theory and an Algorithm to Maximize Parallelism. IEEE Trans. on Parallel and Distributed Systems. 2:(4):1991;452-471
26. Wu W., and A. Jantsch, A Survey of Design Transformation Techniques. Tech. Rep., Department of Electronics, Royal Institute of Technology, Sweden. 1999.
27. Yang W., S. Horwitz, and T. Reps, Detecting program components with equivalent behaviors. Tech. Rep., TR-840, CS Dept., University of Wisconsin-Madison, USA. 1989.