-
1
-
-
0027247162
-
A bounded 2-D contour searching algorithm for floorplan design with arbitrarily shaped rectilinear and soft modules
-
T. C. Lee, "A bounded 2-D contour searching algorithm for floorplan design with arbitrarily shaped rectilinear and soft modules," in Proc. 30th ACM/IEEE Design Automation Conf., 1993, pp. 525-530.
-
(1993)
Proc. 30th ACM/IEEE Design Automation Conf.
, pp. 525-530
-
-
Lee, T.C.1
-
3
-
-
0030686642
-
General floorplanning with L-shaped, T-shaped, and soft blocks based on bounded slicing grid structure
-
M. Kang and W. W. M. Dai, "General floorplanning with L-shaped, T-shaped, and soft blocks based on bounded slicing grid structure," in Proc. IEEE Asia South Pacific Design Automation Conf., 1997, pp. 265-270.
-
(1997)
Proc. IEEE Asia South Pacific Design Automation Conf.
, pp. 265-270
-
-
Kang, M.1
Dai, W.W.M.2
-
6
-
-
0035369247
-
On extending slicing floor-plans to handle L/T-shaped modules and abutment constraints
-
June
-
D. F. Wong, F. Y. Young, and H. H. Yang, "On extending slicing floor-plans to handle L/T-shaped modules and abutment constraints," IEEE Trans. Computer-Aided Design, vol. 20, pp. 800-807, June 2001.
-
(2001)
IEEE Trans. Computer-aided Design
, vol.20
, pp. 800-807
-
-
Wong, D.F.1
Young, F.Y.2
Yang, H.H.3
-
7
-
-
0030408582
-
Module placement on BSG-structure and IC layout applications
-
S. Nakatake, K. Fujiyoushi, H. Murata, and Y. Kajitani, "Module placement on BSG-structure and IC layout applications," in Proc. IEEE Int. Conf. Computer-Aided Design, 1996, pp. 484-491.
-
(1996)
Proc. IEEE Int. Conf. Computer-aided Design
, pp. 484-491
-
-
Nakatake, S.1
Fujiyoushi, K.2
Murata, H.3
Kajitani, Y.4
-
8
-
-
0032218618
-
Module placement on BSG-structure with preplaced modules and rectilinear modules
-
S. Nakatake, M. Furuya, and Y. Kajitani, "Module placement on BSG-structure with preplaced modules and rectilinear modules," in Proc. IEEE Asia South Pacific Design Automation Conf., 1998, pp. 571-576.
-
(1998)
Proc. IEEE Asia South Pacific Design Automation Conf.
, pp. 571-576
-
-
Nakatake, S.1
Furuya, M.2
Kajitani, Y.3
-
9
-
-
0032308187
-
The multi-BSG: Stochastic approach to an optimal packing of convex-rectilinear blocks
-
K. Sakanushi, S. Nakatake, and Y. Kajitani, "The multi-BSG: Stochastic approach to an optimal packing of convex-rectilinear blocks," in Proc. IEEE Int. Conf. Computer-Aided Design, 1998, pp. 267-274.
-
(1998)
Proc. IEEE Int. Conf. Computer-aided Design
, pp. 267-274
-
-
Sakanushi, K.1
Nakatake, S.2
Kajitani, Y.3
-
10
-
-
0030686643
-
A building block placement tool
-
J. Dufour, R. McBride, P. Zhang, and C. K. Cheng, "A building block placement tool," in Proc. IEEE Asia South Pacific Design Automation Conf., 1997, pp. 271-276.
-
(1997)
Proc. IEEE Asia South Pacific Design Automation Conf.
, pp. 271-276
-
-
Dufour, J.1
McBride, R.2
Zhang, P.3
Cheng, C.K.4
-
11
-
-
0031706894
-
Rectilinear block placement using sequence-pair
-
J. Xu, P.-N. Quo, and C.-K. Cheng, "Rectilinear block placement using sequence-pair," in Proc. Int. Symp. Physical Design, 1998, pp. 173-178.
-
(1998)
Proc. Int. Symp. Physical Design
, pp. 173-178
-
-
Xu, J.1
Quo, P.-N.2
Cheng, C.-K.3
-
12
-
-
0032669169
-
Arbitrary convex and concave rectilinear block packing using sequence-pair
-
K. Fujiyoshi and H. Murata, "Arbitrary convex and concave rectilinear block packing using sequence-pair," in Proc. Int. Symp. Physical Design, 1999. pp. 103-110.
-
(1999)
Proc. Int. Symp. Physical Design
, pp. 103-110
-
-
Fujiyoshi, K.1
Murata, H.2
-
13
-
-
0346292630
-
A new formulation for SOC floorplan area minimization problem
-
C.-H. Lee, Y.-C. Lin, W.-Y. Fu, C.-C. Chang, and T.-M. Hsieh, "A new formulation for SOC floorplan area minimization problem," in Proc. Design, Automation, Test Eur. Conf. Exhibit., 2002, p. 1100.
-
(2002)
Proc. Design, Automation, Test Eur. Conf. Exhibit.
, pp. 1100
-
-
Lee, C.-H.1
Lin, Y.-C.2
Fu, W.-Y.3
Chang, C.-C.4
Hsieh, T.-M.5
-
15
-
-
0030245072
-
Globally optimal floorplanning for a layout problem
-
Sept.
-
T.-S. Moh, T.-S. Chang, and S. L. Hakimi, "Globally optimal floorplanning for a layout problem," IEEE Trans. Circuit Syst. I, vol. 43, pp. 713-720, Sept. 1996.
-
(1996)
IEEE Trans. Circuit Syst. I
, vol.43
, pp. 713-720
-
-
Moh, T.-S.1
Chang, T.-S.2
Hakimi, S.L.3
-
16
-
-
0031651588
-
Sequence-pair-based placement method for hard/soft/pre-placed modules
-
H. Murata and E. S. Kuh, "Sequence-pair-based placement method for hard/soft/pre-placed modules," in Proc. Int. Symp. Physical Design, 1998, pp. 167-172.
-
(1998)
Proc. Int. Symp. Physical Design
, pp. 167-172
-
-
Murata, H.1
Kuh, E.S.2
-
18
-
-
0033691295
-
Floorplan area minimization using Lagrangian relaxation
-
F. Y. Young, C. C. N. Chu, W. S. Luk, and Y. C. Wong, "Floorplan area minimization using Lagrangian relaxation," in Proc. Int. Symp. Physical Design, 2000, pp. 174-179.
-
(2000)
Proc. Int. Symp. Physical Design
, pp. 174-179
-
-
Young, F.Y.1
Chu, C.C.N.2
Luk, W.S.3
Wong, Y.C.4
|