메뉴 건너뛰기




Volumn , Issue , 2003, Pages 221-226

Retiming with Interconnect and Gate Delay

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; GATES (TRANSISTOR); HEURISTIC METHODS; INTERCONNECTION NETWORKS; LINEAR PROGRAMMING; LOGIC CIRCUITS; MATHEMATICAL MODELS; POLYNOMIALS; PROBLEM SOLVING;

EID: 0346778795     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159693     Document Type: Conference Paper
Times cited : (20)

References (24)
  • 1
    • 0026005478 scopus 로고
    • Retiming Synchronous Circuitry
    • Charles E. Leiserson and James B. Saxe. Retiming Synchronous Circuitry. Algorithmica, 6:5-35, 1991.
    • (1991) Algorithmica , vol.6 , pp. 5-35
    • Leiserson, C.E.1    Saxe, J.B.2
  • 2
    • 0030688192 scopus 로고    scopus 로고
    • Optimal Placement of Registers in Data Paths for Low Power Design
    • C. V. Schimpfle, Sven Simon, and Josef A. Nossek. Optimal Placement of Registers in Data Paths for Low Power Design. In Proc. ISCAS, pages 2160-2163, 1997.
    • (1997) Proc. ISCAS , pp. 2160-2163
    • Schimpfle, C.V.1    Simon, S.2    Nossek, J.A.3
  • 3
    • 0027799710 scopus 로고
    • Retiming Sequential Circuits for Low Power
    • J. Monteiro, S. Devadas, and A. Ghosh. Retiming Sequential Circuits for Low Power. In Proc. ICCAD, pages 398-402, 1993.
    • (1993) Proc. ICCAD , pp. 398-402
    • Monteiro, J.1    Devadas, S.2    Ghosh, A.3
  • 4
    • 0031144729 scopus 로고    scopus 로고
    • Behavior and Testability Preservation under the Retiming Transformation
    • A. El-Maleh, T. E. Marchok, J. Rajski, and W. Maly. Behavior and Testability Preservation under the Retiming Transformation. IEEE TCAD, 16:528-542, 1997.
    • (1997) IEEE TCAD , vol.16 , pp. 528-542
    • El-Maleh, A.1    Marchok, T.E.2    Rajski, J.3    Maly, W.4
  • 5
    • 0028741360 scopus 로고
    • Retiming Sequential Circuits to Enhance Testability
    • S. Dey and S. Chakradhar. Retiming Sequential Circuits to Enhance Testability. In Proc. IEEE VLSI Test Symposium, pages 28-33, 1994.
    • (1994) Proc. IEEE VLSI Test Symposium , pp. 28-33
    • Dey, S.1    Chakradhar, S.2
  • 6
    • 0032312302 scopus 로고    scopus 로고
    • On the Optimization Power of Retiming and Resynthesis Transformation
    • Rajeev K. Ranjan, Vigyan Singhal, Fabio Somenzi, and Robert K. Brayton. On the Optimization Power of Retiming and Resynthesis Transformation. In Proc. ICCAD, pages 402-407, 1998.
    • (1998) Proc. ICCAD , pp. 402-407
    • Ranjan, R.K.1    Singhal, V.2    Somenzi, F.3    Brayton, R.K.4
  • 7
    • 0032093080 scopus 로고    scopus 로고
    • Optimal Clock Period Clustering for Sequential Circuits with Retiming
    • Peichen Pan, Arvind K. Karandikar, and C. L. Liu. Optimal Clock Period Clustering for Sequential Circuits with Retiming. IEEE TCAD, 17(6):489-498, 1998.
    • (1998) IEEE TCAD , vol.17 , Issue.6 , pp. 489-498
    • Pan, P.1    Karandikar, A.K.2    Liu, C.L.3
  • 8
    • 0032642353 scopus 로고    scopus 로고
    • Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization
    • Jason Cong, Honching Li, and Chang Wu. Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization. In Proc. DAC, pages 460-465, 1999.
    • (1999) Proc. DAC , pp. 460-465
    • Cong, J.1    Li, H.2    Wu, C.3
  • 9
    • 0033699519 scopus 로고    scopus 로고
    • Performance Driven Multi-level and Multiway Partitioning with Retiming
    • Jason Cong, Sung Kyu Lim, and Chang Wu. Performance Driven Multi-level and Multiway Partitioning with Retiming. In Proc. DAC, pages 274-279, 2000.
    • (2000) Proc. DAC , pp. 274-279
    • Cong, J.1    Sung Kyu Lim2    Wu, C.3
  • 10
    • 0034480561 scopus 로고    scopus 로고
    • Physical Planning with Retiming
    • Jason Cong and Sung Kyu Lim. Physical Planning with Retiming. In Proc. ICCAD, pages 2-7, 2000.
    • (2000) Proc. ICCAD , pp. 2-7
    • Cong, J.1    Sung Kyu Lim2
  • 11
    • 0028727025 scopus 로고
    • Efficient Implementation of Retiming
    • N. Shenoy and R. Rudell. Efficient Implementation of Retiming. In Proc. ICCAD, pages 226-233, 1994.
    • (1994) Proc. ICCAD , pp. 226-233
    • Shenoy, N.1    Rudell, R.2
  • 13
    • 0029233969 scopus 로고
    • A Fresh Look at Retiming via Clock Skew Optimization
    • Rahul B. Deokar and Sachin S. Sapatnekar. A Fresh Look at Retiming via Clock Skew Optimization. In Proc. DAC, pages 310-315, 1995.
    • (1995) Proc. DAC , pp. 310-315
    • Deokar, R.B.1    Sapatnekar, S.S.2
  • 14
    • 0032314154 scopus 로고    scopus 로고
    • Asymptotically Efficient Retiming under Setup and Hold Constraints
    • Marios C. Papaefthymiou. Asymptotically Efficient Retiming under Setup and Hold Constraints. In Proc. ICCAD, pages 396-401, 1998.
    • (1998) Proc. ICCAD , pp. 396-401
    • Papaefthymiou, M.C.1
  • 15
    • 0003366196 scopus 로고
    • Computing the Initial States of Retimed Circuits
    • H. J. Touati and R. K. Brayton. Computing the Initial States of Retimed Circuits. IEEE TCAD, 12:157-162, 1993.
    • (1993) IEEE TCAD , vol.12 , pp. 157-162
    • Touati, H.J.1    Brayton, R.K.2
  • 16
    • 0029237868 scopus 로고
    • Retiming Synchronous Circuitry with Imprecise Delay
    • I. Karkowski and R.H.J.M. Otten. Retiming Synchronous Circuitry with Imprecise Delay. In Proc. DAC, pages 322-326, 1995.
    • (1995) Proc. DAC , pp. 322-326
    • Karkowski, I.1    Otten, R.H.J.M.2
  • 17
    • 0030418910 scopus 로고    scopus 로고
    • The Case for Retiming with Explicit Reset Circuitry
    • Vigyan Singhal, Sharad Malik, and Robert K. Brayton. The Case for Retiming with Explicit Reset Circuitry. In Proc. ICCAD, pages 618-625, 1996.
    • (1996) Proc. ICCAD , pp. 618-625
    • Singhal, V.1    Malik, S.2    Brayton, R.K.3
  • 18
    • 0030686018 scopus 로고    scopus 로고
    • An Improved Algorithm for Minimum-area Retiming
    • N. Maheshwari and S. S. Sapatnekar. An Improved Algorithm for Minimum-area Retiming. In Proc. DAC, pages 2-7, 1997.
    • (1997) Proc. DAC , pp. 2-7
    • Maheshwari, N.1    Sapatnekar, S.S.2
  • 19
    • 0028725871 scopus 로고
    • Retiming with nonzero clock skew, variable register and interconnect delay
    • T. Soyata and E. G. Friedmann. Retiming with nonzero clock skew, variable register and interconnect delay. In Proc. ICCAD, pages 234-241, 1994.
    • (1994) Proc. ICCAD , pp. 234-241
    • Soyata, T.1    Friedmann, E.G.2
  • 20
    • 0029233970 scopus 로고
    • DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling
    • Kumar N. Lalgudi and Marios C. Papaefthymiou. DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling. In Proc. DAC, pages 304-309, 1995.
    • (1995) Proc. DAC , pp. 304-309
    • Lalgudi, K.N.1    Papaefthymiou, M.C.2
  • 21
    • 0032312301 scopus 로고    scopus 로고
    • Integrating Logic Retiming and Register Placement
    • Tzu-Chieh Tien, Hsiao-Pin Su, and Yu-Wen Tsay. Integrating Logic Retiming and Register Placement. In Proc. ICCAD, pages 136-139, 1998.
    • (1998) Proc. ICCAD , pp. 136-139
    • Tien, T.-C.1    Su, H.-P.2    Tsay, Y.-W.3
  • 22
    • 0032660393 scopus 로고    scopus 로고
    • Retiming for DSM with Area-Delay Trade-offs and Delay Constraints
    • Abdallah Tabbara, Robert K. Brayton, and A. Richard Newton. Retiming for DSM with Area-Delay Trade-offs and Delay Constraints. In Proc. DAC, pages 725-730, 1999.
    • (1999) Proc. DAC , pp. 725-730
    • Tabbara, A.1    Brayton, R.K.2    Newton, A.R.3
  • 23
    • 38249030084 scopus 로고
    • A Mixed-Integer Programming Problem Which is Efficiently Solvable
    • C. E. Leiserson and James B. Saxe. A Mixed-Integer Programming Problem Which is Efficiently Solvable. Journal of Algorithms, 9:114-128, 1988.
    • (1988) Journal of Algorithms , vol.9 , pp. 114-128
    • Leiserson, C.E.1    Saxe, J.B.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.