A class of irredundant encoding techniques for reducing bus power

Journal of Circuits, Systems and Computers

Volumn 11, Issue 5, 2002, Pages 445-457

  Aghaghiri, Yazdan ^a   Fallah, Farzan ^b   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

Bus encoding; Low power design; Low power memory systems; Microarchitecture techniques; System level power optimization

Indexed keywords

EID: 0346043261     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126602000562     Document Type: Article

References (13)

1. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O", IEEE Trans. Very Large Scale Integration Syst. 3, 1 (1995) 49-58.
2. Y. Shin, S. I. Chae, and K. Choi, "Partial bus-invert coding for power optimization of system level bus", Proc. Int. Symp. Low Power Electronics and Design, August 1998, pp. 127-129.
3. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems", Proc. 7th Great Lakes Symp. VLSI, March 1997, pp. 77-82.
4. W. Fornaciari, M. Polentarutti, D. Sciuto, and C. Silvano, "Power optimization of system-level address buses based on software profiling", Proc. Int. Symp. Hardware/Software Codesign, April 2000, pp. 29-33.
5. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Address bus encoding techniques for system-level power optimization", Proc. Design Automation and Test in Europe, June 1998, pp. 861-866.
6. L. Benini, G. De Michelli, E. Macii, M. Poncino, and S. Quer, "System-level power optimization of special purpose applications: The beach solution", Proc. Int. Symp. Low Power Electronics and Design, August 1997, pp. 24-29.
7. E. Musoll, T. Lang, and J. Cortadella, "Exploiting the locality of memory references to reduce the address bus energy", Proc. Int. Symp. Low Power Electronics and Design, August 1997, pp. 202-207.
8. M. Ikeda and K. Asada, "Bus data coding with zero suppression for low power chip interfaces", Notes of the Int. Workshop on Logic and Architecture Synthesis, December 1996, pp. 267-274.
9. S. Komatsu, M. Ikeda, and K. Asada, "Low power chip interface based on bus data encoding with adaptive code-book method", Proc. 9th Great Lakes Symp. VLSI, March 1999, pp. 368-371.
10. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data buses", IEEE Trans. Very Large Scale Integration Syst. 7, 2 (1999) 212-221.
11. J. Hennessy and D. Patterson, Computer Architecture, A Quantitative Approach, 2nd ed., Morgan Kaufmann Publishers, 1996.
12. http://www.simplescalar.org/.
13. S. Iman and M. Pedram, "POSE: Power optimization and synthesis environment", Proc. 33rd Design Automation Conf., June 1996, pp. 21-26.