Design and performance of compressed interconnects for high performance servers

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2003, Pages 164-169

  Kant, Krishna ^a   Iyer, Ravi ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPRESSED INTERCONNECTS; COMPRESSION HIT RATIO; HIGH PERFORMANCE SERVERS;

DATA STORAGE EQUIPMENT; DESIGN FOR TESTABILITY; INTERCONNECTION NETWORKS; REDUCED INSTRUCTION SET COMPUTING;

MICROPROCESSOR CHIPS;

EID: 0344982125     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. B. Abali, H. Franke, S. Xiaowei, et al., "Performance of hardware compressed main memory", The Seventh International Symposium on High-Performance Computer Architecture, 2001, (HPCA2001), pp. 73-81
2. D. Citron and L. Rudolph, "Creating a wider bus using caching techniques", Proc. of first Intl symposium on high performance computer architecture, Jan 1995, Jan. 1995, pp 90-99
3. D.J. Craft, "A fast hardware data compression algorithm and some algorithmic extensions", IBM Journal of R&D, Vol 42, No 6.
4. M. Farrens and A. Park, "Dynamic base register caching: a technique for reducing address bus width", Proc. of 18th annual Intl. symposium on computer architecture, May 1991, pp 128-137.
5. B.R. Iyer and D. Wilhite, "Data compression support in databases", Proc of 20th VLDB conference, Santiago, Chile, 1994, pp. 695-703.
6. K. Kant "An Evaluation of Memory Compression Alternatives", Proceedings of CAECW-6, Feb 2003.
7. D. Kirovski, J. Kin, W.H. Mangione-Smith, "Procedure based program compression", Proceedings of 30th annual IEEE/ACM International Symposium on Micro-Architecture, 1997, pp. 204-213
8. M. Kjelso, M. Gooch, S. Jones, "Empirical study of memory-data: characteristics and compressibility", IEE Proceedings on Computers and Digital Techniques, Vol 145, No 1, Jan. 1998, pp. 63-67
9. M. Kjelso, M. Gooch, S. Jones, "Design and performance of a main memory hardware data compressor", Proceedings of the 22nd EUROMICRO Conference, 1995, pp. 423-430
10. S. Roy, R. Kumar, M. Prvulovic, "Improving system performance with compressed memory", Proceedings 15th International Parallel and Distributed Processing Symposium, Apr 2001, pp. 630-636
11. "SPECweb99 Design Document," available online on the SPEC website at http://www.specbench.org/osg/web99/docs/whitepaper.html
12. Transaction Processing Performance Council, TPC BENCHMARKTM C Standard Specification, http://www.tpc.org/, Jan. 2000.
13. U. Vallamsetty, et al., "Improving the cache performance of network intensive workloads", International Conference on Parallel Processing, 2001.
14. P.R. Wilson, S.F. Kaplan and Y. Smaragdakis, "The case for compressed cache in virtual memory systems", Proc. USENIX, 1999.
15. Jun Yang, Youtao Zhang, R. Gupta, "Frequent value compression in data caches", Proc. of 33rd annual IEEE/ACM Intl Symposium on Micro-Architecture, 2000. MICRO-33, 2000, pp. 258-265