Switching noise reduction techniques for switched-capacitor voltage doubler

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2003, Pages 693-696

  Lee, Hoi ^a   Mok, Philip K T ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; ELECTROMAGNETIC WAVE INTERFERENCE; FREQUENCIES; TRANSISTORS; VOLTAGE REGULATORS;

SWITCHED CAPACITOR VOLTAGE DOUBLERS; SWITCHING FREQUENCY; SWITCHING NOISE REDUCTION;

SWITCHING CIRCUITS;

EID: 0242611688     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (6)

1. J. F. Dickson, "On-Chip High-Voltage Generation in NMOS Integrated Circuits Using an Improved Voltage Multiplier Technique," IEEE Journal of Solid-State Circuits, vol. SC-11, pp. 374-378, June 1976.
2. Y. Nakagome et al., "An Experimental 1.5 V 64 Mb DRAM," IEEE Journal of Solid-State Circuits, vol. 26, pp. 465-472, Apr. 1991.
3. P. Favrat, P. Deval and M. J. Declercq, "A New High Efficiency CMOS Voltage Doubler," in Proc. IEEE Custom Integrated Circuits Conference, May 1997, pp. 259-262.
4. T. B. Cho and P. R. Gray, "A 10-bit, 20MS/s, 35 mW Pipeline A/D Converter," in Proc. IEEE Custom Integrated Circuits Conference, May 1994, pp. 499-502.
5. D. Maksimović and S. Dhar, "Switched-Capacitor DC-DC Converters for Low-Power On-Chip Applications," in Proc. IEEE Power Electronics Specialists Conference Aug. 1999, vol. 1, pp. 54-59.
6. P. Larsson, "Power Supply Noise in Future IC's: A Crystal Ball Reading," in Proc. IEEE Custom Integrated Circuits Conference, May 1999, pp. 467-474.