On combining symmetry reduction and symbolic representation for efficient model checking

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2860, Issue , 2003, Pages 216-230

  Emerson, E Allen ^a   Wahl, Thomas ^a  

^a University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; DESIGN;

MULTIPLE REPRESENTATIVES; RELATION-BASED; STATE-SPACE EXPLOSION; SYMBOLIC REPRESENTATION; SYMMETRIC SYSTEMS; SYMMETRY REDUCTION;

MODEL CHECKING;

EID: 0142245447     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-39724-3_20     Document Type: Article

References (19)

1. Randy E. Bryant: "Graph-based Algorithms for Boolean Function Manipulation." IEEE Transactions on Computers, 35(8), 1986.
2. Sharon Barner, Oma Grumberg: "Combining Symmetry Reduction and Under-Approximation for Symbolic Model Checking." CAV, LNCS 2402, 2002.
3. Edmund M. Clarke and E. Allen Emerson: "The Design and Synthesis of Synchronization Skeletons Using Temporal Logic." Workshop on Logics of Programs, LNCS 131, 1981.
4. Edmund M. Clarke, Reinhard Enders, Thomas Filkom, Somesh Jha: "Exploiting Symmetry In Temporal Logic Model Checking." Formal Methods in System Design, volume 9, 1996.
5. Edmund M. Clarke, E. Allen Emerson, Somesh Jha, A. Prasad Sistla: "Symmetry Reductions in Model Checking." CAV, LNCS 1427, 1998.
6. David L. Dill, Andreas J. Drexler, Alan J. Hu, C. Han Yang: "Protocol Verification as a Hardware Design Aid." IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1992.
7. E. Allen Emerson, Somesh Jha, Doron Peled: "Combining Partial Order and Symmetry Reductions." TACAS, 1997.
8. E. Allen Emerson and Jai Srinivasan: A Decidable Temporal Logic to Reason About Many Processes. "Principles of Distributed Computing", 1990.
9. E. Allen Emerson, A. Prasad Sistla: "Symmetry and Model Checking." Formal Methods in System Design, vol. 9, ISSN 0925-9856, 1996.
10. E. Allen Emerson, Richard J. Trefler: "From Asymmetry to Full Symmetry: New Techniques for Symmetry Reduction in Model Checking." CHARME, LNCS 1703,1999.
11. C. Norris Ip, David L. Dill: "Better Verification Through Symmetry." Formal Methods in System Design, volume 9, nos. 1/2, 1996.
12. Bill Lin, A. Richard Newton: "Efficient symbolic manipulation of equivalence relations and classes." International Workshop on Formal Methods in VLSI Design, 1991.
13. John M. Mellor-Crummey, Michael L. Scott: "Algorithms for Scalable Synchronization on Shared-memory Multiprocessors." ACM Transactions on Computer Systems, vol. 9, 1991.
14. Ken L. McMillan: "Symbolic Model Checking: An Approach to the State Explosion Problem." Kluwer Academic, 1993.
15. [P90] Carl Pixley: "Introduction to a Computational Theory and Implementation of Sequential Hardware Equivalence." CAV, 1990.
16. Fong Pong, Michel Dubois: "A New Approach for the Verification of Cache Coherence Protocols." IEEE Transactions on Parallel and Distributed Systems, 6(8), 1995.
17. Amir Pnueli, Jessie Xu, Leonore Zuck: "Liveness with (0, 1, ∞)-Counter Abstraction." CAV, LNCS 2404, 2002.
18. ∼fabio/CUDD/
19. Pierre Wolper: "Expressing Interesting Properties of Programs." 13th Annual ACM Symposium on Principles of Programming Languages (POPL), 1986.