-
1
-
-
0016522101
-
System structure for software fault tolerant
-
June
-
B. Randell, "System Structure for Software Fault Tolerant", IEEE Trans, on Software Engineering, Vol. 1, No. 2, June 1975, pp. 220-232
-
(1975)
IEEE Trans, on Software Engineering
, vol.1
, Issue.2
, pp. 220-232
-
-
Randell, B.1
-
2
-
-
0022252695
-
The N-version approach to fault-tolerant software
-
Dec.
-
A. Avizienis, "The N-Version Approach to Fault-Tolerant Software", IEEE Trans. On Software Engineering, Vol. 11, No. 12, Dec. 1985, pp. 1491-1501
-
(1985)
IEEE Trans. on Software Engineering
, vol.11
, Issue.12
, pp. 1491-1501
-
-
Avizienis, A.1
-
3
-
-
0021439162
-
Algorithm-based fault tolerance for matrix operations
-
December
-
K. H. Huang, J. A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations", IEEE Trans. on Computers, vol. 33, December 1984, pp. 518-528
-
(1984)
IEEE Trans. on Computers
, vol.33
, pp. 518-528
-
-
Huang, K.H.1
Abraham, J.A.2
-
4
-
-
0032674982
-
Design and evaluation of system-level checks for on-line control flow error detection
-
Jun.
-
Z. Alkhalifa, V. S. S. Nair, N. Krishnamurthy, J. A. Abraham, "Design and Evaluation of System-level Checks for On-line Control Flow Error Detection", IEEE Trans. On Parallel and Distributed Systems, Vol. 10, No. 6, Jun. 1999, pp. 627-641
-
(1999)
IEEE Trans. on Parallel and Distributed Systems
, vol.10
, Issue.6
, pp. 627-641
-
-
Alkhalifa, Z.1
Nair, V.S.S.2
Krishnamurthy, N.3
Abraham, J.A.4
-
5
-
-
0025439730
-
Continuous signature monitoring: Low-cost concurrent detection of processor control errors
-
June
-
K. Wilken, J. P. Shen, "Continuous Signature Monitoring: Low-Cost Concurrent Detection of Processor Control Errors", IEEE Trans, on Computer-Aided Design, Vol. 9, No. 6, June 1990, pp. 629-641
-
(1990)
IEEE Trans, on Computer-Aided Design
, vol.9
, Issue.6
, pp. 629-641
-
-
Wilken, K.1
Shen, J.P.2
-
7
-
-
0032684765
-
Time redundancy based soft-error tolerance to rescue nanometer technologies
-
M. Nicolaidis, "Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies", VTS'99: IEEE VLSI Test Symposium, 1999, pp. 86-94
-
(1999)
VTS'99: IEEE VLSI Test Symposium
, pp. 86-94
-
-
Nicolaidis, M.1
-
8
-
-
0034590511
-
A C/C++ source-to-source compiler for dependable applications
-
DSN
-
A. Benso, S. Chiusano, P. Prinetto, L. Tagliaferri, "A C/C++ Source-to-Source Compiler for Dependable Applications", International Conference on Dependable Systems and Networks, DSN 2000, pp. 71-78
-
(2000)
International Conference on Dependable Systems and Networks
, pp. 71-78
-
-
Benso, A.1
Chiusano, S.2
Prinetto, P.3
Tagliaferri, L.4
-
9
-
-
0033349322
-
Soft-error detection through software fault-tolerance techniques
-
M. Rebaudengo, M. Sonza Reorda, M. Torchiano, M. Violante, "Soft-error Detection through Software Fault-Tolerance techniques", DFT'99: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 1999, pp. 210-218
-
(1999)
DFT'99: IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
, pp. 210-218
-
-
Rebaudengo, M.1
Sonza Reorda, M.2
Torchiano, M.3
Violante, M.4
-
10
-
-
0003645289
-
-
2ndition October, O'Reilly & Associates, Inc
-
J. Levine, T. Mason, D. Brown, Lex & Yacc, 2nd Edition October 1992, O'Reilly & Associates, Inc.
-
(1992)
Lex & Yacc
-
-
Levine, J.1
Mason, T.2
Brown, D.3
-
11
-
-
84893643188
-
Evidences of SEU tolerance for digital implementations of artificial neural networks: One year MPTB flight results
-
R. Velazco, Ph. Cheynet, A. Tissot, J. Haussy, J. Lambert, R. Ecoffet, "Evidences of SEU tolerance for digital implementations of Artificial Neural Networks: one year MPTB flight results", Proceedings of RADECS'99
-
Proceedings of RADECS'99
-
-
Velazco, R.1
Cheynet, Ph.2
Tissot, A.3
Haussy, J.4
Lambert, J.5
Ecoffet, R.6
-
12
-
-
33745489873
-
Evaluating the effectiveness of a software fault-tolerance technique on RISC- and CISC-based architectures
-
M. Rebaudengo, M. Sonza Reorda, M. Violante, P. Cheynet, B. Nicolescu, R. Velazco, "Evaluating the effectiveness of a Software Fault-Tolerance technique on RISC- and CISC-based architectures", IEEE On-Line Testing Workshop, 2000, pp. 17-21
-
(2000)
IEEE On-line Testing Workshop
, pp. 17-21
-
-
Rebaudengo, M.1
Sonza Reorda, M.2
Violante, M.3
Cheynet, P.4
Nicolescu, B.5
Velazco, R.6
|