Estimating the critical number of slave nodes in a single-chain PLL network

IEEE Communications Letters

Volumn 7, Issue 9, 2003, Pages 449-450

  Monteiro, Luiz Henrique Alves ^a,b   Dos Santos, Rodrigo Vieira ^a   Piqueira, José Roberto Castilho ^b  

^a MACKENZIE PRESBYTERIAN UNIVERSITY   (Brazil)

^b UNIVERSITY OF SÃO PAULO   (Brazil)

Author keywords

Delay differential equation; Master slave network; Phase locked loop (PLL); Synchronization

Indexed keywords

DIFFERENTIAL EQUATIONS; ESTIMATION; MATHEMATICAL MODELS; MATRIX ALGEBRA; NATURAL FREQUENCIES; PHASE LOCKED LOOPS; SYNCHRONIZATION; TIMING CIRCUITS;

CLOCK DISTRIBUTION; DELAY DIFFERENTIAL EQUATION; MASTER-SLAVE NETWORK; PROPAGATION DELAYS; SINGLE CHAIN NETWORK;

TELECOMMUNICATION NETWORKS;

EID: 0141953935     PISSN: 10897798     EISSN: None     Source Type: Journal    
DOI: 10.1109/LCOMM.2003.817322     Document Type: Article

References (13)

1. W.C. Lindsey, F. Ghazvinian, W.C. Hagmann, and K. Dessouky, "Network synchronization," Proc. IEEE, 73, pp. 1445-1467, Oct. 1985.
2. J.C. Bellamy, "Digital network synchronization," IEEE Commun. Mag., vol. 33, pp. 70-83, Apr. 1995.
3. J. R. C. Piqueira, F.M. Orsatti, and L. H. A. Monteiro, "Computing with phase-locked loops: Choosing gains and delays," IEEE Trans. Neural Networks, vol. 14, pp. 243-247, Jan. 2003.
4. J. R. C. Piqueira and L. H. A. Monteiro, "Considering second-harmonic terms in the operation of the phase detector for second order phase-locked loop," IEEE Trans. Circuits Syst. I, vol. 50, pp. 805-809, June 2003, to be published.
5. "Timing Characteristics of Primary Reference Clocks," International Telecommunication Union, G.811 ITU-T recommendation, 1997.
6. F. M. Gardner, Phaselock Techniques. New York: Wiley, 1979.
7. R. E. Best, Phase-Locked Loops: Design, Simulation, and Applications. New York: McGraw-Hill 1999.
8. R. V. dos Santos, "Sincronismo em Redes Unidimensionais de Osciladores de Fase com Atraso," M.Sc. (in Portuguese), São Paulo: Univ. Presbiteriana Mackenzie, 2002.
9. J. Guckenheimer and P. Holmes, Nonlinear Oscillations, Dynamical Systems, and Bifurcations of Vector Fields. New York: Springer, 1983
10. K. Ogata, Modern Control Engineering. Upper Saddle River, NJ: Prentice-Hall, 2001.
11. "Architecture of transport networks based on the synchronous digital hierarchy," International Telecommunication Union, G.803 ITU-T recommendation, 1997.
12. "Timing requirements of slave clocks suitable for use as node clocks in synchronization networks," International Telecommunication Union, G.813 ITU-T recommendation, 1996.
13. K. L. Cooke and Z. Groosman, "Discrete delay, distributed delay and stability switches," J. Math. Anal. Appl., 86, pp. 592-627, 1982.