메뉴 건너뛰기




Volumn 38, Issue 10, 2003, Pages 1609-1618

A Low-Power CMOS Bluetooth RF Transceiver with a Digital Offset Canceling DLL-Based GFSK Demodulator

Author keywords

Bluetooth; CMOS integrated circuits; Gaussian frequency shift keying (GFSK) demodulator; Radio transceivers

Indexed keywords

DEMODULATORS; ENERGY UTILIZATION; FREQUENCY SHIFT KEYING; TRANSCEIVERS; VARIABLE FREQUENCY OSCILLATORS;

EID: 0141920420     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.817265     Document Type: Article
Times cited : (49)

References (14)
  • 8
    • 0031367979 scopus 로고    scopus 로고
    • Design of a 3.0 V CMOS continuous time low-pass filter with on-chip tuning circuits for CDMA cellular phone application
    • C.-H. Park and B. Kim, "Design of a 3.0 V CMOS continuous time low-pass filter with on-chip tuning circuits for CDMA cellular phone application," in Proc. 40th Midwest Symp. Circuits and Systems, vol. 2, 1998, pp. 1374-1377.
    • (1998) Proc. 40th Midwest Symp. Circuits and Systems , vol.2 , pp. 1374-1377
    • Park, C.-H.1    Kim, B.2
  • 9
    • 0028425060 scopus 로고
    • A simplified continuous phase modulation technique
    • May
    • T. A. D. Riley and M. A. Copeland, "A simplified continuous phase modulation technique," IEEE Trans. Circuits Syst. II, vol. 41, pp. 321-328, May 1994.
    • (1994) IEEE Trans. Circuits Syst. II , vol.41 , pp. 321-328
    • Riley, T.A.D.1    Copeland, M.A.2
  • 10
    • 0031102705 scopus 로고    scopus 로고
    • Methods of mapping from phase to sine amplitude in direct digital synthesis
    • Mar.
    • J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," IEEE Trans. Ultrason., Ferroelectr., Freq. Contr., vol. 44, pp. 526-534, Mar. 1997.
    • (1997) IEEE Trans. Ultrason., Ferroelectr., Freq. Contr. , vol.44 , pp. 526-534
    • Vankka, J.1
  • 12
    • 0034297703 scopus 로고    scopus 로고
    • A 2-V 10.7-MHz CMOS limiting ampiifier/RSSI
    • P. C. Huang, Y. H. Chen, and C. K. Wang, "A 2-V 10.7-MHz CMOS limiting ampiifier/RSSI," IEEE J. Solid-State Circuits, vol. 35, pp. 1474-1480, Oct. 2000.
    • (2000) IEEE J. Solid-state Circuits , vol.35 , pp. 1474-1480
    • Huang, P.C.1    Chen, Y.H.2    Wang, C.K.3
  • 13
    • 0035273837 scopus 로고    scopus 로고
    • CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator
    • Mar.
    • D. J. Foley and M. P. Flynn, "CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator," IEEE J. Solid-State Circuits, vol. 36, pp. 417-423, Mar. 2001.
    • (2001) IEEE J. Solid-state Circuits , vol.36 , pp. 417-423
    • Foley, D.J.1    Flynn, M.P.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.