|
Volumn 52, Issue 3, 2003, Pages 349-353
|
Increasing the Immunity to Electromagnetic Interferences of CMOS OpAmps
|
Author keywords
CMOS; Electromagnetic interferences; Operational amplifier; Parasitic effect; Slew rate; Symmetric topology
|
Indexed keywords
COMPUTER SIMULATION;
ELECTRIC LOADS;
ELECTRIC POTENTIAL;
GAIN CONTROL;
INTERFERENCE SUPPRESSION;
OPERATIONAL AMPLIFIERS;
SIGNAL INTERFERENCE;
PARASITIC EFFECT;
POWER PINS;
SLEW RATES;
CMOS INTEGRATED CIRCUITS;
|
EID: 0141898418
PISSN: 00189529
EISSN: None
Source Type: Journal
DOI: 10.1109/TR.2003.817847 Document Type: Article |
Times cited : (28)
|
References (6)
|