Piecewise-Linear Modeling of Analog Circuits using Trained Feed-Forward Neural Networks and Adaptive Clustering of Hidden Neurons

Proceedings of the International Joint Conference on Neural Networks

Volumn 2, Issue , 2003, Pages 1126-1131

  Doboli, Simona ^a   Gothoskar, Gaurav ^b   Doboli, Alex ^b  

^a HOFSTRA UNIVERSITY   (United States)

^b Stony Brook University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; COMPUTER CIRCUITS; COMPUTER SIMULATION; LOGIC DESIGN; PIECEWISE LINEAR TECHNIQUES;

HIDDEN NEURONS;

FEEDFORWARD NEURAL NETWORKS;

EID: 0141572290     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. M.W. Craven and J.W. Shavlik. Using sampling and queries to extract rules from trained neural networks. In Proc. of the Eleventh International Conference on Machine Learning. Morgan Kaufmann, San Mateo, CA, 1994.
2. W. Daems, G. Gielen, W. Sansen, "Simulation-Based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuits", Proc. of the International Conference on Computer-Aided Design, 2001.
3. W. Daems, G. Gielen, W. Sansen, "An Efficient Optimization-Based Technique to Generate Posynomial Performance Models for Analog Integrated Circuits", Proc. of the Design Automation Conference, 2002, pp. 431-436.
4. S. Doboli, G. Gothoskar, A. Doboli. Piecewise Linear Modeling of Analog Circuits based on Model Extraction from Trained Neural Networks. In Proc. of IEEE International Workshop on Behavioral Modeling and Simulation, Santa Rosa, USA, 2002.
5. R.O. Duda and P.E. Hart. Pattern classification and scene analysis, New York: Wiley, 1973.
6. N. R. Dhanwada, A. Nunez, R. Vemuri, "Hierarchical Constraint Transformation using Directed Interval Search for Analog System Synthesis", Proc. of DATE, 1999, pp. 328-335.
7. L.M. Fu. Rule generation from neural networks. IEEE Trans. Syst., Man., Cybern., 28:1114-1124, 1994.
8. G.Gielen et al, "Analog circuit design optimization based on symbolic simulator and simulated annealing", IEEE JSSC, Vol.25, 1990, pp.703-711.
9. G. Gielen, R. Rutenbar, "Computer Aided Design of Analog and Mixed-signal Integrated Circuits", Proc. of IEEE, vol 88, No 12, Dec 2000, pp. 1825-1852.
10. R. Harjani, J. Shao, "Feasibility and Performance Region Modeling of Analog and Digital Circuits", Analog Integrated Circuits and Signal Processing, Kluwer, 1996.
11. M. Krasnicki, R. Phelps, R. Rutenbar, R. Carley, "MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells", Proc. of the 36th ACM/IEEE Design Automation Conference, 1999, pp.945-950.
12. D. Leenaerts, W. van Bokhoven, "Piecewise Linear Modeling and Analysis", Kluwer, 1998.
13. K. Laker, W. Sansen, "Design of Analog Integrated Circuits and Systems", McCraw Hill, 1994.
14. H. Liu, A. Singhee, R. Rutenbar, R. Carley, "Remembrance of Circuit Past: Macromodeling by Data Mining in Large Analog Design Spaces", Proc. of the 39-th Design Automation Conference, 2002, pp. 437-442.
15. D.E. Rumelhart, G.E. Hinton, and R.J, Williams. Learning internal representations by error propagation. In D.E. Rumelhart and J.I. McClelland, editors, Parallel Distributed Processing, volume I+II. MIT Press, 1986.
16. R. Setiono, W.K. Leow, and J.M. Zurada. Extraction of rules from artificial neural networks for nonlinear regression. IEEE Trans. Neural Networks, 13(3):564-577, 2002.
17. P.R. Thie. An introduction to linear programming and game theory. John Wiley & Sons, 1988.
18. S. Thrun. Extracting rules from artificial neural networks with distributed representations. In D. Touretzky G. Tesauro and T. Leen, editors, Advances in Neural Processing Systems, volume 7. MIT Press, 1995.
19. A.B. Tickle, R. Andrews, M. Golea, and J. Diederich. The truth will come to light: directions and challenges in extracting knowledge embedded within trained artificial neural networks. IEEE Trans. Neural Networks, 9(6): 1057-1068, 1998.
20. P. Vancorenland et al, "A Layout-Aware Synthesis Methodology for RF Circuits", Proc. of ICCAD, 2001, pp. 358-362.