A 6-b 12-GSamples/s Track-and-Hold Amplifier in InP DHBT Technology

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 9, 2003, Pages 1533-1539

  Lee, Jaesik ^a   Leven, Andreas ^a   Weiner, Joseph S ^a   Baeyens, Yves ^a   Yang, Yang ^a   Sung, Wei Jer ^a   Frackoviak, John ^a   Kopf, Rose F ^a   Chen, Young Kai ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

Analog to digital conversion; Clocked track to hold transition operation; Electronic polarization mode dispersion compensation (e PMDC); InP double heterojunction bipolar transistor (DHBT); Optical receiver

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; BIT ERROR RATE; HARMONIC DISTORTION; OPTICAL COMMUNICATION;

OPTICAL RECEIVERS;

HETEROJUNCTION BIPOLAR TRANSISTORS;

EID: 0042280611     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.815926     Document Type: Conference Paper

References (6)

1. Y. Yang et al., "High-performance and high-uniformity InP/InGaAs/ InP DHBT technology for high-speed optical communication systems," in Proc. IEEE GaAs IC Symp., 2002, pp. 269-272.
2. T. Miki, H. Kouno, T. Kumamoto, Y. Kinoshita, T. Igarashi, and K. Okada, "A 10-b 50MSamples/s 500-mW A/D converter using a differential-voltage subconverter," IEEE J. Solid-State Circuits, vol. 29, pp. 516-522, Apr. 1994.
3. T. Baumheinrich, B. Pregardier, and U. Langmann, "A 1-Gsample/s 10-b full nyquist silicon bipolar track-and-hold IC," IEEE J. Solid-State Circuits, vol. 32, pp. 1951-1960, Dec. 1997.
4. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
5. P. Vorenkamp and J. Verdaasdonk, "Fully bipolar, 120-Msample/s 10-b track-and-hold circuit," IEEE J. Solid-State Circuits, vol. 27, pp. 988-992, July 1992.
6. W. Colleran and A. Abidi, "A 10-b, 75-MHz two-stage pipelined bipolar A/D converter," IEEE J. Solid-State Circuits, vol. 28, pp. 1187-1199, Dec. 1993.