Comparison of analytic performance models using closed mean-value analysis versus open-queuing theory for estimating cycles per instruction of memory hierarchies

IBM Journal of Research and Development

Volumn 47, Issue 4, 2003, Pages 495-517

  Matick, Richard E ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE EQUIPMENT; HIERARCHICAL SYSTEMS; MATHEMATICAL MODELS; QUEUEING THEORY; SYSTEMS ANALYSIS;

CLOSED MEAN VALUE ANALYSIS; CYCLES PER INSTRUCTION; MEMORY HIERARCHIES;

MULTIPROCESSING SYSTEMS;

EID: 0041821882     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.474.0495     Document Type: Article

References (11)

1. P. G. Emma, "Understanding Some Simple Processor-Performance Limits," IBM J. Res. & Dev. 41, No. 3, 215-232 (May 1997).
2. M. Reiser and S. S. Lavenberg, "Mean-Value Analysis of Closed Multichain Queuing Networks," J. ACM 27, No. 2, 313-322 (April 1980).
3. R. W. Wolff, Stochastic Modeling and the Theory of Queues, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1989.
4. E. D. Lazowska, J. Zahorjan, G. S. Graham, and K. C. Sevcik, Quantitative System Performance: Computer System Analysis Using Queueing Network Models, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1984.
5. D. Fink and D. Christiansen, Electronics Engineers' Handbook, Third Edition, McGraw-Hill, New York, 1989, pp. 5-46.
6. R. E. Matick, T. J. Heller, and M. Ignatowski, "Analytical Analysis of Finite Cache Penalty and Cycles per Instruction of a Multiprocessor Memory Hierarchy Using Miss Rates and Queuing Theory," IBM J. Res. & Dev. 45, No. 6, 819-842 (November 2001).
7. P. Schweitzer, "Approximate Analysis of Multiclass Closed Networks of Queues," Proceedings of the International Conference on Stochastic Control and Optimization, Amsterdam, 1979.
8. M. K. Vernon, R. Jog, and G. S. Sohi, "Performance Analysis of Hierarchical Cache-Consistent Multiprocessors," Perform. Eval. 9, No. 4, 287-302 (November 1989).
9. D. Sorin, V. Pai, S. Adve, M. Vernon, and D. Wood, "Analytic Evaluation of Shared-Memory System with ILP Processors," Proceedings of the 25th International Symposium on Computer Architecture (ISCA), Barcelona, 1998, pp. 180-191.
10. D. J. Sorin, J. L. Lemon, D. L. Eager, and M. K. Vernon, "Analytic Evaluation of Shared-Memory Architectures for Heterogeneous Applications," Technical Report No. 1404, Computer Science Department, University of Wisconsin, Madison, 1999; see http://www.cs.wisc.edu/multifacet/papers/tr1404b_model.pdf.
11. M. Reiser, "A Queueing Network Analysis of Computer Communication Networks with Window Flow Control," IEEE Trans. Commun. 27, No. 8, 1199-1209 (August 1979).