Simplifying Boolean constraint solving for random simulation-vector generation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 123-127

  Yuan, Jun ^a   Albin, Ken ^a   Aziz, Adnan ^b   Pixley, Carl ^c  

^a MOTOROLA INC   (United States)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^c SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN CONSTRAINT SOLVING; HOLD-CONSTRAINT EXTRACTION; RANDOM SIMULATION-VECTOR GENERATION;

BOOLEAN ALGEBRA; BOUNDARY CONDITIONS; COMPUTER SIMULATION; FUNCTIONS; OPTIMIZATION; VECTORS;

CONSTRAINT THEORY;

EID: 0036916954     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774590     Document Type: Conference Paper

References (12)

1. A. Aharon, A. Bar-David, B. Dorfman, E. Gofman, M. Leibowitz, and V. Schwartzburd. Verification of the IBM RISC System/6000 by a Dynamic Biased Pseudo-random Test Program Generator. IBM Systems Journal, 30(4):527-538, July 1991.
2. V. Bertacco and M. Damiani. The Disjunctive Decomposition of Logic Functions. Proc. Intl. Conf. on Computer-Aided Design, pages 78-82, 1997.
3. D. Bochmann, F. Dresig, and B. Steinbach. A New Decomposition Method for Multilevel Circuit Design. Proc. European Design Automation Conf., pages 374-377, 1991.
4. O. Coudert and J. C. Madre. A Unified Framework for the Formal Verification of Sequential Circuits. In Proc. Intl. Conf. on Computer-Aided Design, pages 126-129, November 1990.
5. S. Devadas, A. Ghosh, and K Keutzer. An observability-based code coverage metric for functional simulation. Proc. of the Design Automation Conf., pages 418-425, 1996.
6. Daniel Geist et al. A Methodology For the Verification of a "System On Chip". Proc. of the Design Automation Conf., pages 574-579, 1999.
7. J. Freeman, R. Duerden, C. Taylor, and M. Miller. The 68060 microprocessor functional design and verification methodology. In On-Chip Systems Design Conference, pages 10.1-10.14, 1995.
8. K. L. McMillan. A conjunctively decomposed boolean representation for symbolic model checking. Proc. of the Computer Aided Verification Conf., 1996.
9. A. Mishchenco, B. Steinbach, and M. Perkowski. An Algorithm for Bi-Decomposition of Logic Functions. Proc. of the Design Automation Conf., 2001.
10. T. R. Shiple, R. Hojati, A. L. Sangiovanni-Vincentelli, and R. K. Brayton. Heuristic Minimization of BDDs Using Don't Cares. In Proc. of the Design Automation Conf., San Diego, CA, June 1994.
11. B. Yang, R. Simmons, R.R. Bryant, and D.R. O'Hallaron. Optimizing Symbolic Model Checking for Constraint-rich Models. Proc. of the Computer Aided Verification Conf., 1999.
12. J. Yuan, K. Shultz, C. Pixley, H. Miller, and A. Aziz. Modeling Design Constraints and Biasing in Simulation Using BDDs. Proc. Intl. Conf. on Computer-Aided Design, 1999.