Using switched delay lines for exact emulation of FIFO multiplexers with variable length bursts

Proceedings - IEEE INFOCOM

Volumn 3, Issue , 2003, Pages 1998-2007

  Chang, Cheng Shang ^a   Lee, Duan Shin ^a   Tu, Chao Kai ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

conflict resolution; exact emulation; multi stage switches; optical multiplexers; switched delay lines; variable length bursts

Indexed keywords

CONFLICT RESOLUTION; EXACT EMULATION; MULTI-STAGE; OPTICAL MULTIPLEXERS; SWITCHED DELAY LINES; VARIABLE LENGTH;

CYTOLOGY; MULTIPLEXING; MULTIPLEXING EQUIPMENT; OPTICAL SWITCHES; SCHEDULING; WAVES;

CELLS;

EID: 0041472424     PISSN: 0743166X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INFCOM.2003.1209221     Document Type: Conference Paper

References (26)

1. F. Callegati, "Approximate modeling of optical buffers for variable length packets," Photonic Network Communications, Vol. 3, pp. 383-390, 2001.
2. C.S. Chang, D.S. Lee and C.M. Lien, "Load Balanced Birkhoff-von Neumann Switches, Part II: Multi-stage Buffering," to appear in the special issue of Computer Communications on "Current Issues in Terabit Switching," 2002.
3. C.S. Chang, D.S. Lee and C.K. Tu, "Recursive construction of FIFO optical multiplexers with switched delay lines," preprint 2002.
4. I. Chlamtac and A. Fumagalli, "QUADRO-star: High performane optical WDM star networks," Proceedings of IEEE GLOBAECOM'91, Phoenix, AZ, Dec. 1991.
5. I. Chlamtac, A. Fumagalli, L.G. Kazovsky, P. Melman, W.H. Nelson, P. Poggiolini, M. Cerisola, A.N.M.M. Choudhury, T.K. Fong, R.T. Hofmeister, C.L. Lu, A. Mekkittikul, D.J.M. Sabido IX, C.J. Suh and E.W.M. Wong, "Cord: contention resolution by delay lines," IEEE Journal on Selected Areas in Communications, Vol. 14, pp. 1014-1029, 1996.
6. I. Chlamtac and A. Fumagalli, and C.-J. Suh, "Multibuffer delay line architectures for efficient contention resolution in optical switching nodes," IEEE Transactions on Communications, Vol. 48, pp. 2089-2098, 2000. (Pubitemid 32160300)
7. S.-T. Chuang, A. Goel, N. McKeown and B. Prabhkar, "Matching output queueing with a combined input output queued switch," IEEE INFO-COM'99, pp. 1169-1178, New York, 1999.
8. R. L. Cruz and J. T. Tsai, "COD: alternative architectures for high speed packet switching," IEEE/ACM Transactions on Networking, Vol. 4, pp. 11-20, February 1996.
9. D.K. Hunter and I. Andonovic, "Approaches to optical Internet packet switching," IEEE Communication Magazine, Vol. 38, pp. 116-122, 2000.
10. D.K. Hunter, D. Cotter, R.B. Ahmad, D. Cornwell, T.H. Gilfedder, P.J. Legg and I. Andonovic, "2 X 2 buffered switch fabrics for traffic routing, merging and shaping in photonic cell networks," IEEE Journal of Lightwave Technology, Vol. 15, pp. 86-101, 1997.
11. D.K. Hunter, M.C. Chia and I. Andonovic, "Buffering in optical packet switches," IEEE Journal of Lightwave Technology, Vol. 16, pp. 2081-2094, 1998. (Pubitemid 128571542)
12. D.K. Hunter, W.D. Cornwell, T.H. Gilfedder, A. Franzen and I. Andonovic, "SLOB: a switch with large optical buffers for packet switching," IEEE Journal of Lightwave Technology, Vol. 16, pp. 1725-1736, 1998. (Pubitemid 128620433)
13. J. Hui, Switching and Traffic Theory for Integrated Broadband Networks. Boston: Kluwer Academic Publishers, 1990.
14. S. Iyer and N. McKeown, "Making parallel packet switches practical." IEEE INFOCOM 2001.
15. M. Karol, "Shared-memory optical packet (ATM) switch," SPIE Vol. 2024 Multigigabit Fiber Communications Systems, pp. 212-222, 1993.
16. I. Keslassy and N. McKeown, "Maintaining packet order in two-stage switches," preprint, 2001.
17. M.R.N. Ribeiro and M.J. O'Mahony "Traffic management in photonic packet switching nodes by priority assignment and selective discarding," Computer Communications, Vol 24, pp. 1689-1701, 2001.
18. M. Schwartz, Broadband Integrated Networks. New Jersey: Prentice Hall, 1996.
19. L. Tancevski, S. Yegnanarayanan, G. Castanon, et al. "Optical routing of asynchronous, variable length packets" Journal on Selected Areas in Communications, Vol. 18, pp. 2084-2093, 2000. (Pubitemid 32076783)
20. J.T. Tsai, "COD: architectures for high speed time-based multiplexers and buffered packet switches," Ph.D. Dissertation, University of California, San Diego, 1995.
21. E.A. Varvarigos, "The 'Packing' and 'Scheduling' switch architectures for almost-all optical lossless networks," IEEE Journal of Lightwave Technologies, vol. 16 (no. 10), pp. 1757-67, Oct. 1998.
22. E.A. Varvarigos and V. Sharma, "An efficient reservation connection control protocol for gigabit networks," Computer Networks and ISDN Systems, vol. 30, (no. 12), 13 July 1998, pp. 1135-1156.
23. YS. Yeh, M.G. Hluchyj, and A.S. Acampora, "The Knockout switch: a simple, modular architecture for high-performance packet switching," IEEE Journal of Selected Areas in Communications, Vol. SAC-5, pp. 1274-1283, 1987.
24. S. Yao S, B. Mukherjee, and S. Dixit, "Advances in photonic packet switching: An overview," IEEE Communication Magazine, Vol. 38, pp. 84-94, 2000. (Pubitemid 30568818)
25. M. Yoo, C. Qiao and S. Dixit, "QoS performance of optical burst switching in IP-over-ATM networks," IEEE Journal on Selected Areas in Communications, Vol. 18, pp. 2062-2071, 2000. (Pubitemid 32076781)
26. K.Y Yun, K.W. James, R.H. Fairlie-Cuninghame, S. Chakraborty, and R.L. Cruz, "A self-timed real-time sorting network," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, pp. 356-363, 2000.