A self-timed real-time sorting network

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 8, Issue 3, 2000, Pages 356-363

  Yun, Kenneth Y ^a,b   James, Kevin W ^a,b   Fairlie Cuninghame, Robert H ^c   Chakraborty, Supratik ^a,d   Cruz, Rene L ^a,b  

^a IEEE   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c Nuera Communications   (United States)

^d FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

EDF scheduling; Quality of service; Self timed implementation; Sorting network

Indexed keywords

ALGORITHMS; ASYNCHRONOUS TRANSFER MODE; NETWORK PROTOCOLS; OPTICAL SWITCHES; PACKET SWITCHING; REAL TIME SYSTEMS; SORTING;

CIRCUIT LATENCY; DOMINO LOGIC; SELF TIMED REAL TIME SORTING NETWORK;

ELECTRIC NETWORK SYNTHESIS;

EID: 0033684349     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.845903     Document Type: Article

References (16)

1. R. L. Cruz, "Quality of service guarantees in virtual circuit switched networks," IEEE J. Select. Areas Commun., vol. 13, pp. 1048-1056, Aug. 1995.
2. G. Chen and I. Stavrakakis, "ATM traffic management with diversified loss and delay requirements," in Proc. IEEE INFOCOM, 1996, pp. 1037-1044.
3. R. L. Cruz and J. T. Tsai, "Alternative architectures for high speed packet switching," IEEE/ACM Trans. Networking, vol. 4, pp. 11-21, Feb. 1996.
4. R. Kannan, K. Y. Lee, and H. F. Jordan, "A high-speed hardware efficient optical sorting network," in Proc. Asia-Pacific Conf. Communications, 1995, pp. 873-877.
5. M. R. Hashemi and A. Leon-Garcia, "The single-queue switch: A building block for switches with programmable scheduling," IEEE J. Select. Areas Commun., vol. 15, pp. 785-794, June 1997.
6. S. W. Moore and B. T. Graham, "Tagged up/down sorter - A hardware priority queue," Computer J., vol. 38, no. 9, pp. 695-703, Sept. 1995.
7. A. R. Krappel, "CAN (controller area network) controller for real-time use," Elektronik, vol. 46, no. 10, pp. 88-92, May 1997.
8. S. E. Butner and R. Chivukula, "On the limits of ATM switching," IEEE Network Mag., vol. 10, pp. 26-31, Nov./Dec. 1996.
9. K. L. E. Law and A. Leon-Garcia, "A large scalable ATM multicast switch," IEEE J. Select. Areas Commun., vol. 15, pp. 844-854, June 1997.
10. R. Palmer, "An experimental ATM switch for BISDN studies," Int. J. Digital and Analog Communication, vol. 3, no. 4, pp. 341-349, 1990.
11. T. E. Williams, "Latency and throughput tradeoffs in self-timed asynchronous pipelines and rings," Stanford Univ., Stanford, CA, Tech. Rep. CSL-TR-90-431, Aug. 1990.
12. K. Y. Yun and D. L. Dill, "Automatic synthesis of extended burst-mode circuits: Part I (specification and hazard-free implementations)," IEEE Trans. Computer-Aided Design, vol. 18, pp. 101-117, Feb. 1999.
13. _, "Automatic synthesis of extended burst-mode circuits: Part II (automatic synthesis)," IEEE Trans. Computer-Aided Design, vol. 18, pp. 118-132, Feb. 1999.
14. D. Harris and M. A. Horowitz, "Skew-tolerant domino circuits," IEEE J. Solid-State Circuits, vol. 32, pp. 1702-1711, Nov. 1997.
15. J. Walrand and P. Varaiya, High Performance Communication Networks. New York: Morgan Kaufmann, 1996.
16. J. Turner and N. Yamanaka, "Architectural choices in large scale ATM switches," Washington Univ., Seattle, Rep. WUCS 97-21, May 1997.