|
Volumn 1, Issue , 2003, Pages
|
On the effects of timing jitter in charge sampling
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CAPACITANCE;
COMPUTER SIMULATION;
INTEGRATED CIRCUITS;
SIGNAL TO NOISE RATIO;
SAMPLING CIRCUITS;
TIMING JITTER;
|
EID: 0038489171
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (11)
|
References (5)
|