Spatio-temporal partitioning of computational structures onto configurable computing machines

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 3526, Issue , 1998, Pages 62-71

  Hudson, Rhett D ^a   Lehn, David ^a   Hess, Jason ^a   Atwell, James ^a   Moye, David ^a   Shiring, Ken ^a   Athanas, Peter ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

CCM; FPGA; Run time reconfiguration; Spatial partitioning; Temporal partitioning

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER HARDWARE; DIGITAL LIBRARIES; FIELD PROGRAMMABLE GATE ARRAYS; MICROPROCESSOR CHIPS; RAPID PROTOTYPING; SYSTEMS ANALYSIS;

CONFIGURABLE COMPUTING MACHINES; CUSTOM COMPUTING MACHINES; RUN-TIME RECONFIGURATION; SPATIAL PARTITIONING; TEMPORAL PARTITIONING;

COMPUTER AIDED SOFTWARE ENGINEERING;

EID: 0038297573     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.327019     Document Type: Conference Paper

References (13)

1. P. Bellows, B. Hutchings, "JHDL-An HDL for Reconfigurable Systems", in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998.
2. J. G. Eldredge, B.L. Hutchings, "Run-Time Reconfiguration: A Method for Enhancing the Functional Density of SRAM-based FPGAs," Journal of VLSI Signal Processing, vol. 12, pp. 67-86, 1996.
3. J.G. Eldredge, B. L. Hutchings "RRANN: The Run-Time Reconfiguration Artificial Neural Network," Custom Integrated Circuits Conference, pp. 77-80, San Diego, California, May 1994.
4. C. M. Fiduccia and R. M. Matheyses, "A linear-time heuristic for improving network partitions," Proceedings 19th Design Automation Conference, pp. 175-181, 1982.
5. M. Garey and D. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W.H. Freeman & Company, 1979.
6. R. D. Hudson, D. I. Lehn, P. M. Athanas, "A Run-Time Reconfigurable Engine for Image Interpolation," submitted for review in IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA, April 1998.
7. B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs," Bell Systems Technical Journal, vol. 49, pp. 291-307, Feb. 1970.
8. B. Krishnamurthy, "An improved min-cut algorithm for partitioning VLSI networks," IEEE Transactions on Computers, vol. C-33, pp. 438-446, May 1984.
9. R. Kuzman, F. Brlez and B. Zajc, "A Unified Cost Method for Min-Cut Partitioning with Replication Applied to Optimization of Large Heterogeneous FPGA Partitions," Proceedings of EURO-DAC, pp. 271-276, Sept. 19-23, 1994.
10. J. Peterson, R. O'Connor, P. Athanas, "Scheduling and Partitioning ANSI-C Programs onto Multi-FPGA CCM Architectures" presented at FCCM'96, Napa, CA, April 1996.
11. L. A. Sanchis, "Multiple-Way Network Partitioning," IEEE Transactions on Computers, vol.38, no. 1, Jan. 1989.
12. S. M. Scalera, J. R. Vazquez, "The Design and Implementation of a Context Switching FPGA", Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998.
13. N. Togawa, M. Sato and T. Ohtsuki, "A Performance-Oriented Circuit Partitioning Algorithm with Logic-Block Replication for Multi-FPGA Systems," Proceedings of IEEE Asia Pacific Conference on Circuits and Systems, pp. 294-297, Nov. 18-21, 1996.