An heuristic circuit-generation technique for the design-automation of analog circuits

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2003, Pages

  Tlelo Cuautle, E ^a   Diaz Sanchez A ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; COMPUTER AIDED DESIGN; TOPOLOGY; TRANSISTORS;

ANALOG CIRCUITS;

NETWORKS (CIRCUITS);

EID: 0038158214     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. Andrzej T. Rosinski, Alain Vachoux, Analog VHDL, Kluwer Academic Publishers, 1998.
2. Stéphane Donny, et.al., Using top-down CAD tools for mixed analog/digital ASICs, Analog Integrated Circuits and signal processing, 10, 101-117, Kluwer Academic Pub., 1996.
3. Leon O. Chua, Pen-Min Lin, Computer-aided analysis of electronic circuits, Prentice Hall 1975.
4. Tlelo-Cuautle E., An efficient biasing technique suitable for any kind of the four basic amplifiers designed at nullor level, IEEE Proc. of the ISCAS, Scottsdale, AZ, May 2002.
5. J. Stoffels, Automation in high-performance negative feedback amplifier design, Ph.D. Thesis, TUDelft, NL, 1989.
6. Tlelo-Cuautle E., Sarmiento-Reyes A., Synthesis of the CCII- using the nullor concept, IEEE Proc. ICCDCS, Cancún, 2000.
7. Rafael Cabeza Laguna, Diseño y aplicaciones de un elemento activo universal, Ph. D. Thesis, UPNA, Spain, 1996.
8. H. Schmid, Approximating the universal active element, IEEE TCAS-I, vol. 47, no. 11, pp. 1160-1169, November 2000.
9. Tlelo-Cuautle E., Computing the elements embedded into a positive feedback loop, IEEE ISCAS, Scottsdale, AZ, 2002.
10. Tlelo-Cuautle E.,Cid-Monjaráz Computing symbolic transfer functions from SPICE files using nullors, WSEAS PRESS, Adcvances in systems theory, mathematical methods and applications, ISBN: 9608052610, pp. 74-79, May 2002.
11. G. Palumbo, S. Pennisi, Current feedback amplifiers vs voltage operational amplifiers, IEEE TCAS-I, vol. 48, no. 5, pp. 617-622, 2001
12. G. Palumbo, S. Pennisi, Design methodology and advances in nested-miller compensation, IEEE TCAS-I, vol. 49, no. 7, pp. 893-903, 2002.
13. Sánchez-Sinencio Edgar, Special section on symbolic circuit analysis techniques, IEEE TCAS-II Analog and digital signal processing, vol 45., no. 10, October 1998.