Modeling and comparing CMOS implementations of the C-element

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 563-567

  Shams, Maitham ^a   Ebergen, Jo C ^b   Elmasry, Mohamed I ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

^b SUN MICROSYSTEMS   (United States)

Author keywords

Asynchronous design; Delay; Digital complementary metal oxide semiconductor (CMOS); Energy dissipation

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; COMPUTER SIMULATION; CONTROL EQUIPMENT; ENERGY DISSIPATION;

ASYNCHRONOUS CIRCUITS; C-ELEMENTS;

CMOS INTEGRATED CIRCUITS;

EID: 0032296806     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736128     Document Type: Article

References (12)

1. S. Furber, "Computing without clocks: Micropipelining the ARM processor," in Asynchronous Digital Circuit Design, G. Birtwistle and A. Davis, Eds. New York: Springer-Verlag, 1995, pp. 211-262.
2. K. v. Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken, and F. Schalij, "A fully-asynchronous low-power error corrector for the DCC player," IEEE J. Solid-State Circuits, vol. 29, pp. 1429-1439, Dec. 1994.
3. I. E. Sutherland, "Micropipelines," Commun. ACM, vol. 32, pp. 720-738, June 1989.
4. M. Shams, J. C. Ebergen, and M. I. Elmasry, "Optimizing CMOS implementations of C-element," in Proc. Int. Conf. Comput. Design (ICCD), Oct. 1997, pp. 700-705.
5. S. B. Furber and P. Day, "Four-phase micropipeline latch control circuits," IEEE Trans VLSI Syst., vol. 4, pp. 247-253, June 1996.
6. A. M. G. Peeters, Single-Rail Handshake Circuits, Ph.D. dissertation, Eindhoven Univ. Technol., The Netherlands, June 1996.
7. M. Shams, J. C. Ebergen, and M. I. Elmasry, "Modeling and comparing CMOS implementations of the C-element," Dep. Comput Sci., Univ. Waterloo, Waterloo, Ont., Canada, Tech. Rep. CS-98-12, May 1998.
8. D. E. Muller and W. S. Bartky, "A theory of asynchronous circuits," in Proceedings of an International Symposium on the Theory of Switching. Cambridge, MA: Harvard University Press, Apr. 1959, pp. 204-243.
9. J. C. Ebergen, J. Segers, and I. Benko, "Parallel progress and asynchronous circuit design," in Asynchronous Digital Circuit Design, G. Birtwistle and A. Davis, Eds. New York: Springer-Verlag, 1995, pp. 51-103.
10. W. A. Clark, "Macromodular computer systems," in Proc. AFIPS Conf. 1967 Spring Joint Comput. Conf., Atlanlic City, NJ, vol. 30, pp. 335-336.
11. A. J. Martin, "Formal progress transformations for VLSI circuit synthesis," in Formal Development of Programs and Proofs E. W. Dijkstra, Ed. Reading, MA: Addison-Wesley, 1989, pp. 59-80.
12. K. v. Berkei, "Beware the isochronic fork," Integration, The VLSI J., vol. 13, pp. 103-128, June 1992.