Design issues in low-voltage high-speed current-mode logic buffers

Proceedings of the IEEE Great Lakes Symposium on VLSI

Volumn , Issue , 2003, Pages 21-26

  Heydari, Payam ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Current mode logic; High speed; Integrated Circuit; Noise; VLSI

Indexed keywords

CAPACITOR STORAGE; CMOS INTEGRATED CIRCUITS; DIGITAL CIRCUITS; ELECTRIC CURRENTS; ELECTRIC INVERTERS; ELECTRIC POTENTIAL; LOGIC DESIGN; POWER ELECTRONICS; SIGNAL PROCESSING; SPURIOUS SIGNAL NOISE; TRANSISTORS;

CURRENT-MODE LOGIC (CML);

BUFFER CIRCUITS;

EID: 0038037543     PISSN: 10661395     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/764808.764815     Document Type: Conference Paper

References (7)

1. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice-Hall, 1996.
2. B. Razavi, "Prospects of CMOS Technology for High-Speed Optical Communication Circuits," IEEE J. Solid-State Circuits, vol. 37, No. 9, pp. 1135-1145, Sept. 2002.
3. M. Mizuno, M. Yamashina, K. Furuta, H. Igura, H. Abiko, K. Okabe, A. Ono, H. Yamada, "A GHz MOS adaptive pipeline technique using MOS current-mode logic," IEEE J. Solid-State Circuits, vol. 31, No. 6, pp. 784-791, June 1996.
4. M. H. Anis, M. I. Elmasry, "Self-timed MOS current mode logic for digital applications," IEEE Int'l Symp. on Circuits and Systems, vol. 5, pp. 113-116, May 2002.
5. B. Razavi, Design of Analog CMOS Integrated Circuits, pp. 101-134, McGraw-Hill, 2001.
6. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 1998.
7. N. Hedenstierna, K. O. Jeppson, "CMOS Circuit Speed and Buffer Optimization," IEEE Trans.Computer-Aided Design, vol. CAD-6, No. 2, pp. 270-281, March 1987.