|
Volumn 1998-March, Issue , 1998, Pages 216-223
|
A single chip low power asynchronous implementation of an FFT algorithm for space applications
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ASYNCHRONOUS SEQUENTIAL LOGIC;
DISCRETE FOURIER TRANSFORMS;
INTEGRATED CIRCUIT MANUFACTURE;
APPLICATION-SPECIFIC ARCHITECTURES;
BOOTH MULTIPLIERS;
CIRCUIT DESIGNS;
DESIGN METHODOLOGY;
FFT PROCESSORS;
HIGH THROUGHPUT;
LAYOUT EXTRACTION;
LOW POWER IMPLEMENTATION;
SPACE APPLICATIONS;
|
EID: 0038019325
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ASYNC.1998.666507 Document Type: Conference Paper |
Times cited : (6)
|
References (10)
|