Efficient profile-based evaluation of randomising set index functions for cache memories

2001 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2001

Volumn , Issue , 2001, Pages 120-127

  Vandierendonck, Hans ^a   De Bosschere, Koen ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CONFLICT MISS; DESIGN SPACES; DIRECT MAPPED CACHE; FAST ESTIMATION; INDEX FUNCTIONS; INITIAL EXPLORATION; SIMPLE OPERATION; SIMULATION TIME;

CACHE MEMORY;

EID: 0037953253     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2001.990687     Document Type: Conference Paper

References (21)

1. A. Agarwal, M. Horowitz, and J. Hennessy. An analytical cache model. ACM Transaction on Computer Systems, 7(2):184-215, May 1989.
2. V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 248-259, May 2000.
3. T.-c. Chiueh and R. H. Katz. Eliminating the address translation bottleneck for physical address cache. In Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, pages 137-148, 1992.
4. W. Conover. Practical Non-Parametric Statistics. John Wiley & Sons, 1999.
5. M. J. Flynn, P. Hung, and K. W. Rudd. Deep-submicron microprocessor design issues. IEEE Micro, 19(4):11-22, Aug. 1999.
6. A. González, M. Valero, N. Topham, and J. Parcerisa. Eliminating cache conflict misses through XOR-based placement functions. In ICS'97. Proceedings of the 1997 International Conference on Supercomputing, pages 76-83, July 1997.
7. W. Hays. Statistics. Holt, Rinehart and Winston, 1963.
8. J. Hennessy and D. Patterson. Computer architecture: A Quantitative Approach. Morgan Kaufmann, 2nd edition, 1996.
9. M. D. Hill and A. J. Smith. Evaluating associativity in CPU caches. IEEE Transactions on Computers, 38(12):1612-1630, Dec. 1989.
10. M. Kobayashi and M. MacDougall. The stack growth function: Cache line reference models. IEEE Transactions on Computers, 38(6):798-805, June 1991.
11. R. Mattson, J. Gecsei, D. Slutz, and I. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
12. A. Mendelson, D. Thiébaut, and D. Pradhan. Modeling live and dead lines in cache memory systems. IEEE Transactions on Computers, 42(1):1-14, Jan. 1993.
13. X. Qiu and M. Dubois. Towards virtually-addressed memory hierarchies. In Proceedings of the 7th International Symposium on High Performance Computer Architecture, pages 51-62, Jan. 2001.
14. B. Rau. Pseudo-randomly interleaved memory. In Proceedings of the 18th Annual International Symposium on Computer Architecture, pages 74-83, May 1991.
15. J. Singh, H. Stone, and D. Thiebaut. A model of workloads and its use in miss-rate prediction for fully associative caches. IEEE Transactions on Computers, 41(7):811-825, July 1992.
16. A. J. Smith. Cache memories. ACM Computing Surveys, 14(3):473-530, Sept. 1982.
17. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. Technical Report 94/2, Western Research Laboratory, Mar. 1994.
18. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In SIGMETRICS'93. Proceedings of the the 1993 ACM Conference on Measurement and Modeling of Computer Systems, pages 24-35, 1993.
19. O. Temam. Investigating optimal local memory performance. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 218-227, Nov. 1998.
20. D. Thiébaut. On the fractal dimension of computer programs and its application to the prediction of cache miss ratio. IEEE Transactions on Computers, 28(7):1012-1026, July 1988.
21. N. Topham, A. Gonzalez, and J. Gonzalez. The design and performance of a conflict-avoiding cache. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 71-80, Dec. 1997.