A resonant pad for ESD protected narrowband CMOS RF applications

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2003, Pages

  Shorb, Jaynie ^a   Li, Xiaoyong ^a   Allstot, David J ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTROSTATICS; POWER INDUCTORS;

ELECTRO-STATIC DISCHARGE (ESD);

CMOS INTEGRATED CIRCUITS;

EID: 0037820582     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. ESD Association, "ESD Association Standard for the development of an ESD control program for protection of electrical and electronic parts, assemblies, and equipment," ANSI/ESD S20.20-1999, 1999.
2. A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits, Second Edition, John Wiley and Sons, Inc., 2002.
3. S. Dabral and T.J. Maloney, Basic ESD and I/O Design, John Wiley and Sons, Inc., 1998.
4. C. Richier, P. Salome, G. Mabboux, I. Zaza, A. Juge and P. Mortini, "Investigation on different ESD protection strategies devoted to 3.3V RF applications (2 GHz) in a 0.18um CMOS process," EOS/ESD Symposium, 2000.
5. A.Z. Wang, H.G. Feng, R.Y. Zhan, G. Chen and Q. Wu, "ESD protection design for RF integrated circuits: New challenges," IEEE Custom Integrated Circuits Conference, pp. 411-418, 2002.
6. D. J. Allstot, Short Course: Low Noise Amplifiers, IEEE International Solid-State Circuits Conference, 2001.
7. V. Chandrasekhar and K. Mayaram, "Analysis of CMOS RF LNAs with ESD protection," IEEE Intl. Symposium on Circuits and Systems, pp. IV-799-IV-802, 2002.
8. K. Gong, H.G. Feng, R.Y. Zhan, and A.Z.H. Wang, "A study of parasitic effects of ESD protection on RF ICs," IEEE Transactions on Microwave Theory and Techniques, pp. 393-402, Jan. 2002.
9. C.-Y. Chang and M.-D. Ker, "On-chip ESD protection design for GHz RF integrated circuits by using polysilicon diodes in sub-quarter-micron CMOS processes," Intl. Symp. on VLSI Technology, Systems, and Applications, pp. 240-243, 2001.
10. T.H. Lee and S.S. Wong, "CMOS RF integrated circuits at SGHz and beyond," Proceedings of the IEEE, vol. 88, pp. 1560-1571, Oct. 2000.
11. T. H. Lee, "CMOS RF: (Still) No longer an oxymoron," IEEE Radio Frequency Integrated Circuits Symposium, pp. 3-6, 1999.
12. T.H. Lee, The Design of CMOS Radio Frequency Integrated Circuits, Cambridge University Press, 1998.
13. P. Leroux, J. Janssens and M. Steyaert, "A 0.8-dB NF ESD-protected 9-mW CMOS LNA operating at 1.23GHz," IEEE J. Solid-State Circuits, vol. 37, pp. 760-765, June 2002,
14. B. Razavi, RF Microelectronics, Prentice Hall, 1998.
15. N. Camilleri, J. Kirchgessner, J. Costa, D. Ngo and D. Lovelace, "Bonding pad models for silicon VLSI technologies and their effects on the noise figure of RF NPNs," IEEE MTT-S International Microwave Symposium, vol. 2, pp. 1179-1182, 1994.
16. A. Hastings, The Art of Analog Layout, Prentice-Hall, Inc., 2001.
17. A. Rofougaran, J.Y.-C. Chang, M. Rofougaran and A.A. Abidi, "A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver," IEEE J. Solid-State Circuits, vol. 31, pp. 880-889, July 1996.
18. F. Svelto, P. Erratico, S. Manzini and R. Castello, "A Metal-Oxide-Semiconductor varactor," IEEE Electron Device Letters, vol. 20, pp. 164-166, 1999.
19. S.L. March, "Simple equations to characterize bond wires," Microwaves & RF, pp. 105-110, Nov. 1991.
20. R. Castello, P. Erratico, S. Manzini and F. Svelto, "A +/-30% tuning range varactor compatable with future scaled technologies," IEEE Symposium on VLSI Circuits, pp. 34-35, 1998.