Free MDD-based software optimization techniques for embedded systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 14-18

  Kim, Changhee ^a   Lavagno, Luciano ^b   Sangiovanni Vincentelli, Alberto ^c  

^a Hanyang University   (South Korea)

^b UNIVERSITY OF UDINE   (Italy)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COST ESTIMATIONS; EMBEDDED CONTROL; EXECUTION PATHS; HEURISTIC PROCEDURES; MULTI-VALUED DECISION DIAGRAMS; OPTIMAL VARIABLES; SAFETY CONSTRAINT; SOFTWARE OPTIMIZATION;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; EXHIBITIONS; HEURISTIC METHODS;

OPTIMIZATION;

EID: 0037570156     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840009     Document Type: Conference Paper

References (20)

1. F. Balarin, E. Sentovich, et al., Hardware-Software Co- Design of Embedded Systems - The POLIS approach, Kluwer Academic Publishers, 1997.
2. S. Edwards, L. Lavagno, et al., "Design of Embedded Sys- tems: Formal Models, Validation, and Synthesis, " Proc. of the IEEE, Vol. 85, No. 3, p. 366, March 1997.
3. P. McGeer, K. McMillan, et al., "Fast Discrete Function Evaluation using Decision Diagrams, " Proc. of ICCAD, pp. 402-407, 1995.
4. P. Ashar and S. Malik, "Fast Functional Simulation using Branching Programs, " Proc. of ICCAD, pp. 408-412, 1995.
5. J. Gergov and C. Meinel, "Ecient Boolean Manipulation With OBDD's can be Extended to FBDD's, " IEEE Trans. on Computers, Vol. 43, No. 10, pp. 1197-1209, Oct. 1994.
6. J. Bern, J. Gergov et al., "Boolean Manipulation with Free BDD's: First Experimental Results, " Proc. of the European Design and Test Conference., pp. 200-207, 1994.
7. R. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation, " IEEE Trans. Computers, Vol. C-35, No. 8, pp. 677-691, 1986.
8. M. Chiodo, P. Giusto, et al., "Synthesis of Software Programs for Embedded Control Applications, " Proc. of ACM/IEEE Design Automation Conference, pp. 587-592, 1995.
9. S. Malik, A. Wang, et al., "Logic Verication using Binary Decision Diagrams in a Logic Synthesis Environment, " Proc. of ICCAD, pp. 6-8, 1988.
10. M. Fujita, H. Fujisawa and Y. Matsunaga, "Variable Order- ing Algorithms for Ordered Binary Decision Diagrams and Their Evaluation, " IEEE Trans. on Computer-Aided Design, Vol. 12, pp. 6-12, Jan. 1993.
11. Y. Hong, P. Beerela et al., "Don't card-based BDD Mini- mization for Embedded Software, " Proc. of ACM/IEEE 35th Design Automation Conference, pp. 506-509, 1998.
12. H. Fujii, G. Ootomo and C. Hori, "Interleaving Based Vari- able Ordering Methods for Ordered Binary Decision Dia- grams, " Proc. of ICCAD, pp. 38-41, 1993.
13. N. Ishiura, H. Sawada, and S. Yajima, "Minimization of Bi- nary Decision Diagrams Based on Exchanges of Variables, " Proc. of ICCAD. pp. 472-475, 1991.
14. R. Rudell, "Dynamic Variable Ordering for Ordered Binary Decision Diagrams, " Proc. of ICCAD, pp. 42-47, 1993.
15. S. Friedman and K. Supowit, "Finding the Optimal Variable Ordering for Binary Decision Diagrams", IEEE Trans. on Comput., Vol. C-39, No. 5, pp. 710-713, May 1990.
16. R. Drechsler, N. Drechsler and W. Gunther, "Fast Exact Minimization of BDDs, " Proc. of ACM/IEEE 35th Design Automation Conference, pp. 200-205, 1998.
17. R. Rudell and A. Sangiovanni-Vincentelli, "ESPRESSO-MV: Algorithms for Multiple-Valued Logic Minimization, " Proc. of Custom Integrated Circuits Conference (CICC), pp. 230- 234, 1985.
18. See http://www-cad. eecs. berkeley. edu/polis/.
19. M. Tachibana, "Synthesize pass transistor logic gate by using free binary decision diagram, " Proc. of Tenth Annual IEEE International ASIC Conference and Exhibit, New York, NY, 1997.
20. K. Y. Yun, B. Lin, D. Dill, S. Devadas, "BDD-based synthesis of extended burst-mode controllers, " IEEE Transactions on Computer-Aided Design, Vol. 17, No. 9, pp. 782-792, Sep. 1998.