Area-time issues in the VLSI implementation of self organizing map neural networks

Microprocessors and Microsystems

Volumn 26, Issue 9-10, 2002, Pages 399-406

  Mailachalam, Babu ^a   Srikanthan, Thambipillai ^b  

^a Lattice Semiconductor Corporation   (United States)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Content addressable memories; Self organizing map neural networks; Vector quantization

Indexed keywords

ASSOCIATIVE STORAGE; OPTIMAL SYSTEMS; REAL TIME SYSTEMS; VECTOR QUANTIZATION; VLSI CIRCUITS;

VIDEO PROCESSING;

SELF ORGANIZING MAPS;

EID: 0037147586     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(02)00065-0     Document Type: Article

References (15)

1. Kohonen T. The self-organizing map. Proc. IEEE. 78:(9):1990;1464-1480.
2. Kohonen T. Self Organizing Maps. 1995;Springer, Berlin.
3. Chen O.T.-C., Sheu B.J., Fang W.-C. Image compression using self-organization networks. IEEE Trans. Circuits Syst. Video Tech. 4:(5):1994;480-489.
4. Pei S.-C., Lo Y.-S. Color image compression and limited display using self-organization Kohonen map. IEEE Trans. Circuits Syst. 8:(2):1998;191-205.
5. Gray R.M. Vector quantization. IEEE ASSP Mag. 1:(2):1984;4-29.
6. Gersho A., Gray R.M. Vector Quantization and Signal Compression. 1992;Kluwer, Boston, MA.
7. Flynn M.J. Some computer organizations and their effectiveness. IEEE Trans. Computers. C-21:(9):1972.
8. Onodera H., Takeshita K., Tamaru K. Hardware architecture for Kohonen network. Proc. IEEE Int. Symp. Circuits Syst. 1990;1073-1077.
9. Tsang K., Wei W.Y. A VLSI architecture for a real-time code book generator and encoder of a vector quantizer. IEEE Trans. VLSI Syst. 2:(3):1994;360-364.
10. Hammami O., Suzuki D. A pipelined speculative SIMD architecture for SOM ANN. Proc. 1997 IEEE Int. Conf. Neural Networks. June:1997;985-990.
11. Carlen E.T., Zohdy H.S.A. VLSI implementation of a feature mapping neural network. Proc. 36th Midwest Symp. Circuits Syst. 1993;958-962.
12. Vassilas N., Thiran P., Ienne P. How to modify Kohonen's self-organising feature maps for an efficient digital parallel implementation. Proc. Fourth Int. Conf. Artif. Neural Networks. 1995;86-91.
13. Gordon D. Efficient embeddings of binary trees in VLSI arrays. IEEE Trans. Computers. September:1987;1009-1018.
14. Bentley J., Kung H.T. A tree machine for searching problems. Proc. IEEE Int. Conf. Parallel Process. August:1979;257-266.
15. Horowitz E., Zorat A. The binary tree as an interconnection network: applications to multiprocessor systems and VLSI. IEEE Trans. Computers. C-30:1981;247-253.