-
1
-
-
0028754935
-
Global communication and memory optimizing transformations for low power systems
-
Oct.
-
F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man. Global Communication and Memory Optimizing Transformations for Low Power Systems. In VLSI Signal Processing Workshop, pages 178-187, Oct. 1994.
-
(1994)
VLSI Signal Processing Workshop
, pp. 178-187
-
-
Catthoor, F.1
Franssen, F.2
Wuytack, S.3
Nachtergaele, L.4
De Man, H.5
-
2
-
-
0029231165
-
Optimizing power using transformations
-
Jan.
-
A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. Brodersen. Optimizing Power Using Transformations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14(1):12-31, Jan. 1995.
-
(1995)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.14
, Issue.1
, pp. 12-31
-
-
Chandrakasan, A.1
Potkonjak, M.2
Mehra, R.3
Rabaey, J.4
Brodersen, R.5
-
3
-
-
0032117761
-
Parametric analysis of polyhedral iteration spaces
-
July
-
P. Clauss and V. Loechner. Parametric Analysis of Polyhedral Iteration Spaces. Journal of VLSI Signal Processing, 19(2):179-194, July 1998.
-
(1998)
Journal of VLSI Signal Processing
, vol.19
, Issue.2
, pp. 179-194
-
-
Clauss, P.1
Loechner, V.2
-
4
-
-
4244198763
-
Automatic parallelization in the polytope model
-
Technical Report 8, Laboratoire PRiSM, Université des Versailles St-Quentin en Yvelines, 45, avenue des États-Unis, F-78035 Versailles Cedex, June
-
P. Feautrier. Automatic Parallelization in the Polytope Model. Technical Report 8, Laboratoire PRiSM, Université des Versailles St-Quentin en Yvelines, 45, avenue des États-Unis, F-78035 Versailles Cedex, June 1996.
-
(1996)
-
-
Feautrier, P.1
-
5
-
-
84937567590
-
Design space exploration for massively parallel processor arrays
-
In V. Malyshkin, editor; Novosibirsk, Russia, Sept.; Springer
-
F. Hannig and J. Teich. Design Space Exploration for Massively Parallel Processor Arrays. In V. Malyshkin, editor, Parallel Computing Technologies, 6th International Conference, PaCT 2001, Proceedings, volume 2127 of Lecture Notes in Computer Science (LNCS), pages 51-65, Novosibirsk, Russia, Sept. 2001. Springer.
-
(2001)
Parallel Computing Technologies, 6th International Conference, PaCT 2001, Proceedings, Volume 2127 of Lecture Notes in Computer Science (LNCS)
, pp. 51-65
-
-
Hannig, F.1
Teich, J.2
-
6
-
-
85029516676
-
Loop parallelization in the polytope model
-
In E. Best, editor; Springer-Verlag
-
C. Lengauer. Loop Parallelization in the Polytope Model. In E. Best, editor, CONCUR'93, Lecture Notes in Computer Science 715, pages 398-416. Springer-Verlag, 1993.
-
(1993)
CONCUR'93, Lecture Notes in Computer Science
, vol.715
, pp. 398-416
-
-
Lengauer, C.1
-
7
-
-
0029349837
-
Resource constrained scheduling of uniform algorithms
-
L. Thiele. Resource Constrained Scheduling of Uniform Algorithms. Journal of VLSI Signal Processing, 10:295-310, 1995.
-
(1995)
Journal of VLSI Signal Processing
, vol.10
, pp. 295-310
-
-
Thiele, L.1
|