-
1
-
-
0033280277
-
A 400 MHz, 12-bit, 18 mW IF digitizer with mixer inside a ΣΔ modulator loop
-
Dec.
-
A. Namdar and B. Leung, "A 400 MHz, 12-bit, 18 mW IF digitizer with mixer inside a ΣΔ modulator loop," IEEE J. Solid-State Circuits, vol. 34, pp. 1765-1776, Dec. 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, pp. 1765-1776
-
-
Namdar, A.1
Leung, B.2
-
2
-
-
0031356196
-
Quadrature bandpass ΔΣ modulation for digital radio
-
Dec.
-
S. A. Jantzi, K. W. Marth, and A. S. Sedra, "Quadrature bandpass ΔΣ modulation for digital radio," IEEE J. Solid-State Circuits, vol. 32, pp. 1935-1950, Dec. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 1935-1950
-
-
Jantzi, S.A.1
Marth, K.W.2
Sedra, A.S.3
-
3
-
-
0032316105
-
A ΔΣ PLL for 14-b, 50 kSample/s frequency-to-digital conversion of a 10 MHz FM signal
-
Dec.
-
I. Galton et al., "A ΔΣ PLL for 14-b, 50 kSample/s frequency-to-digital conversion of a 10 MHz FM signal," IEEE J. Solid-State Circuits, vol. 33, pp. 2042-2053, Dec. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, pp. 2042-2053
-
-
Galton, I.1
-
4
-
-
0029389702
-
Analog-input digital phase-locked loops for precise frequency and phase demodulation
-
Oct.
-
I. Galton, "Analog-input digital phase-locked loops for precise frequency and phase demodulation," IEEE Trans. Circuits Syst. II, vol. 42, pp. 621-630, Oct. 1995.
-
(1995)
IEEE Trans. Circuits Syst. II
, vol.42
, pp. 621-630
-
-
Galton, I.1
-
5
-
-
0028292830
-
An oversampling ΔΣ frequency discriminator
-
Jan.
-
R. D. Beards and M. A. Copeland, "An oversampling ΔΣ frequency discriminator," IEEE Trans. Circuits Syst. II, vol. 41, pp. 26-32, Jan. 1994.
-
(1994)
IEEE Trans. Circuits Syst. II
, vol.41
, pp. 26-32
-
-
Beards, R.D.1
Copeland, M.A.2
-
6
-
-
0034476161
-
A 10.7 MHz IF-to-baseband ΔΣ A/D conversion system for AM/FM radio receivers
-
Dec.
-
E. J. van der Zwan et al, "A 10.7 MHz IF-to-baseband ΔΣ A/D conversion system for AM/FM radio receivers," IEEE J. Solid-State Circuits, vol. 35, pp. 1810-1819, Dec. 2000.
-
(2000)
IEEE J. Solid-State Circuits
, vol.35
, pp. 1810-1819
-
-
Van der Zwan, E.J.1
-
8
-
-
0016472635
-
Phase-locked loops
-
Feb.
-
S. C. Gupta, "Phase-locked loops," Proc. IEEE, vol. 63, pp. 291-306, Feb. 1975.
-
(1975)
Proc. IEEE
, vol.63
, pp. 291-306
-
-
Gupta, S.C.1
-
9
-
-
0022435636
-
Adaptive equalization
-
Sept.
-
S. Qureshi, "Adaptive equalization," Proc. IEEE, vol. 73, pp. 1349-1386, Sept. 1985.
-
(1985)
Proc. IEEE
, vol.73
, pp. 1349-1386
-
-
Qureshi, S.1
-
13
-
-
0013360334
-
-
MASc. thesis, Dept. Elect. Comput. Eng., Univ. Waterloo, Waterloo, ON, Canada
-
M. H. Izadi, "PLL-based frequency discriminator using an estimation loop filter," MASc. thesis, Dept. Elect. Comput. Eng., Univ. Waterloo, Waterloo, ON, Canada, 2002.
-
(2002)
PLL-Based Frequency Discriminator Using an Estimation Loop Filter
-
-
Izadi, M.H.1
|