-
1
-
-
77953132069
-
Hot-carrier effects in 0.1-μm gate length CMOS devices
-
T. Mizuno, A. Toriumi, M. Iwase, M. Takahashi, H. Niiyama, M. Fukumoto, and M. Yoshimi, "Hot-carrier effects in 0.1-μm gate length CMOS devices," in IEDM Tech. Dig., 1992, pp. 695-698.
-
(1992)
IEDM Tech. Dig.
, pp. 695-698
-
-
Mizuno, T.1
Toriumi, A.2
Iwase, M.3
Takahashi, M.4
Niiyama, H.5
Fukumoto, M.6
Yoshimi, M.7
-
2
-
-
0027845437
-
0.15-μm CMOS with high reliability and performance
-
T. Takeuchi, T. Yamamoto, A. Tanabe, T. Matsuki, T. Kunio, M. Fukuma, K. Nakajima, H. Aizaki, H. Miyamoto, and E. Ikawa, "0.15-μm CMOS with high reliability and performance," in IEDM Tech. Dig., 1993, pp. 883-886.
-
(1993)
IEDM Tech. Dig.
, pp. 883-886
-
-
Takeuchi, T.1
Yamamoto, T.2
Tanabe, A.3
Matsuki, T.4
Kunio, T.5
Fukuma, M.6
Nakajima, K.7
Aizaki, H.8
Miyamoto, H.9
Ikawa, E.10
-
3
-
-
0025462640
-
Low-voltage, hot-electron currents and degradation in deep-submicrometer MOSFETs
-
Aug.
-
J. Chung, M.-C. Jeng, J. Moon, P.-K. Ko, and C. Hu, "Low-voltage, hot-electron currents and degradation in deep-submicrometer MOSFETs," IEEE Trans. Electron Devices, vol. 37, pp. 1651-1657, Aug. 1990.
-
(1990)
IEEE Trans. Electron Devices
, vol.37
, pp. 1651-1657
-
-
Chung, J.1
Jeng, M.-C.2
Moon, J.3
Ko, P.-K.4
Hu, C.5
-
4
-
-
0029483063
-
Low-voltage hot-carrier effects and stress methodology
-
S. Aur, "Low-voltage hot-carrier effects and stress methodology," in Proc. Int. Symp. VLSI Technol., 1995, pp. 277-278.
-
(1995)
Proc. Int. Symp. VLSI Technol.
, pp. 277-278
-
-
Aur, S.1
-
5
-
-
0030196623
-
Ensemble Monte Carlo study of interface-state generation in low-voltage scaled silicon MOS devices
-
June
-
J.J. Ellis-Monaghan, R.B. Hulfachor, K.W. Kim, and M.A. Little-John, "Ensemble Monte Carlo study of interface-state generation in low-voltage scaled silicon MOS devices," IEEE Trans. Electron Devices, vol. 43, pp. 1123-1132, June 1996.
-
(1996)
IEEE Trans. Electron Devices
, vol.43
, pp. 1123-1132
-
-
Ellis-Monaghan, J.J.1
Hulfachor, R.B.2
Kim, K.W.3
Little-John, M.A.4
-
6
-
-
0029489166
-
Hot-carrier effects in short MOSFETs at low applied voltages
-
A. Abramo, C. Fiegna, and F. Venturi, "Hot-carrier effects in short MOSFETs at low applied voltages," in IEDM Tech. Dig., 1995, pp. 301-304.
-
(1995)
IEDM Tech. Dig.
, pp. 301-304
-
-
Abramo, A.1
Fiegna, C.2
Venturi, F.3
-
7
-
-
0032299845
-
Impact of E-E scattering to the hot-carrier degradation of deep submicron NMOSFETs
-
Dec.
-
S.E. Rauch, III, F.J. Guarin, and G. LaRosa, "Impact of E-E scattering to the hot-carrier degradation of deep submicron NMOSFETs," IEEE Electron Device Lett., vol. 19, pp. 463-465, Dec. 1998.
-
(1998)
IEEE Electron Device Lett.
, vol.19
, pp. 463-465
-
-
Rauch S.E. III1
Guarin, F.J.2
LaRosa, G.3
-
8
-
-
0030422204
-
Determination of threshold energy for hot electron interface state generation
-
J. Bude, T. Iizuka, and Y. Kamakura, "Determination of threshold energy for hot electron interface state generation," in IEDM Tech. Dig., 1996, pp. 865-868.
-
(1996)
IEDM Tech. Dig.
, pp. 865-868
-
-
Bude, J.1
Iizuka, T.2
Kamakura, Y.3
-
9
-
-
0029196785
-
New mechanism of hot-carrier generation in very short channel MOSFETs
-
P. Childs and C. Leung, "New mechanism of hot-carrier generation in very short channel MOSFETs," Electron. Lett., vol. 31, pp. 139-141, 1995.
-
(1995)
Electron. Lett.
, vol.31
, pp. 139-141
-
-
Childs, P.1
Leung, C.2
-
10
-
-
0036563997
-
n+/p junction leakage characteristics of Co salicide process for 0.15-μm CMOS devices
-
May
-
K.M. Lee, C.J. Choi, J.H. Lee, T.Y. Seong, Y.J. Park, S.K. Hong, J.G. Ahn, and H.D. Lee, "n+/p junction leakage characteristics of Co salicide process for 0.15-μm CMOS devices," IEEE Trans. Electron Devices, vol. 49, pp. 937-939, May 2002.
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, pp. 937-939
-
-
Lee, K.M.1
Choi, C.J.2
Lee, J.H.3
Seong, T.Y.4
Park, Y.J.5
Hong, S.K.6
Ahn, J.G.7
Lee, H.D.8
-
11
-
-
0032254719
-
High thermal stability and low junction leakage current of Ti capped Co salicide and its feasibility for high thermal budget CMOS devices
-
D.K. Sohn, J.S. Park, B.H. Lee, J.U. Bae, K.S. Oh, S.K. Lee, J.S. Byun, and J.J. Kim, "High thermal stability and low junction leakage current of Ti capped Co salicide and its feasibility for high thermal budget CMOS devices," in IEDM Tech. Dig., 1998, pp. 1005-1008.
-
(1998)
IEDM Tech. Dig.
, pp. 1005-1008
-
-
Sohn, D.K.1
Park, J.S.2
Lee, B.H.3
Bae, J.U.4
Oh, K.S.5
Lee, S.K.6
Byun, J.S.7
Kim, J.J.8
-
12
-
-
84964543258
-
On-chip characterization of interconnect line-induced delay time in 0.15-μm CMOS technology with 7-level metallization
-
H.D. Lee and D.M. Kim, "On-chip characterization of interconnect line-induced delay time in 0.15-μm CMOS technology with 7-level metallization," in Proc. ICSICT, 2001, pp. 1031-1035.
-
(2001)
Proc. ICSICT
, pp. 1031-1035
-
-
Lee, H.D.1
Kim, D.M.2
-
13
-
-
84945713471
-
Hot-electron-induced MOSFET degradation-Model, monitor, and improvement
-
C. Hu, S.C. Tam, F.-C. Hsu, P.K. Ko, T.-Y. Chan, and K.W. Terrill, "Hot-electron-induced MOSFET degradation-Model, monitor, and improvement," IEEE Trans. Electron Devices, vol. ED-32, pp. 375-385, 1985.
-
(1985)
IEEE Trans. Electron Devices
, vol.ED-32
, pp. 375-385
-
-
Hu, C.1
Tam, S.C.2
Hsu, F.-C.3
Ko, P.K.4
Chan, T.-Y.5
Terrill, K.W.6
-
14
-
-
0024124856
-
Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs
-
Nov.
-
P. Heremans, R. Bellens, G. Groeseneken, and H.E. Maes, "Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs," IEEE Trans. Electron Devices, vol. 35, pp. 2194-2209, Nov. 1988.
-
(1988)
IEEE Trans. Electron Devices
, vol.35
, pp. 2194-2209
-
-
Heremans, P.1
Bellens, R.2
Groeseneken, G.3
Maes, H.E.4
-
15
-
-
0024705114
-
Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation
-
July
-
P. Heremans, J. Witters, G. Groeseneken, and H.E. Maes, "Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation," IEEE Trans. Electron Devices, vol. 36, pp. 1318-1335, July 1989.
-
(1989)
IEEE Trans. Electron Devices
, vol.36
, pp. 1318-1335
-
-
Heremans, P.1
Witters, J.2
Groeseneken, G.3
Maes, H.E.4
-
16
-
-
0034795380
-
Impact of low-standby-power device design on hot-carrier reliability
-
E. Murakami et al., "Impact of low-standby-power device design on hot-carrier reliability," in Proc. Int. Symp. VLSI Technol., 2001, pp. 119-200.
-
(2001)
Proc. Int. Symp. VLSI Technol.
, pp. 119-200
-
-
Murakami, E.1
-
18
-
-
0024091313
-
Sloped-junction LDD (SJLDD) MOSFET structures for improved hot-carrier reliability
-
Dec.
-
S. Jain, W.T. Cochran, and M.L. Chen, "Sloped-junction LDD (SJLDD) MOSFET structures for improved hot-carrier reliability," IEEE Electron Device Lett., vol. 9, pp, 539-541, Dec. 1988.
-
(1988)
IEEE Electron Device Lett.
, vol.9
, pp. 539-541
-
-
Jain, S.1
Cochran, W.T.2
Chen, M.L.3
|