Cascade error projection: A learning algorithm for hardware implementation

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1606, Issue , 1999, Pages 450-457

  Duong, Tuan A ^a   Daud, Taher ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; HARDWARE; LEARNING SYSTEMS; RECONFIGURABLE HARDWARE; SIGNAL ENCODING;

CASCADE CORRELATION; CHAOTIC TIME SERIES PREDICTION; CONJUGATE GRADIENT DESCENTS; ESTIMATION PROCEDURES; HARDWARE IMPLEMENTATIONS; LEARNING NEURAL NETWORKS; LEARNING TECHNIQUES; MATHEMATICAL ANALYSIS;

LEARNING ALGORITHMS;

EID: 84957691661     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0098202     Document Type: Conference Paper

References (12)

1. T.A. Duong, T. Brown, M. Tran, H. Langenbacher, and T. Daud, "Analog VLSI neural network building block chips for hardware-in-the-loop learning," Proc. IIEEE/INNS lnt’t Join Conf. Neural Networks, Beijing, China, Nov. 3-6, 1992.
2. T.A. Duong et al, "Low Power Analog Neurosynapse Chips for a 3-D "Sugarcube" Neuroprocessor," Proc. of IEEE Intl' Copf on Neural Networks(ICNN/WCCI) Vol 3, pp. 1907-1911, June 28-July 2, 1994, Orlando, Florida.
3. B.E. Boser, E. Sackinger, J. Bromley, Y. LeCun, and L.D. Jackel, "An Analog Neural Network Processor with Programmable Topology," IEEE Journal of Solid Slate Circuits, vol. 26, NO. 12, Dec. 1991.
4. P.W. Hollis, J.S. Harper, and ].J. Paulus, "The effects of Precision Constraints in a Backpropagation learning Network," Neural Computation, vol. 2, pp. 363-373, 1990.
5. M lloehfeld and S. Fahhnan, "Learning with limited numerical precision using the cascade-correlation algorithm," IEEE Trans. Neural Networks, vol.3, No. 4, pp 602-611, July 1992.
6. T.A. Duong, S.P. Eberhardt, T. Daud, and A. Thakoor, "Learning in neural networks: VLSI implementation strategies," In: Fuzzy logic attd Neural Network Handbook, Chap. 27, Ed: C.H. Chen, McGraw-Hill, 1996.
7. S.P. Eberhardt, T.A. Duong, and A.P. Thakoor, "Design of parallel hardware neural network systems from custom analog VLS1 "building-block" chips," IEEE/INNS Proc. IJCNN, June 18-22, 1989 Washington D.C., vol. 2, pp. 183.
8. T.A. Duong, S. P. Eberhardt, M. D. Tran, T. Daud, and A. P. Thakoor, "Learning and Optimization with Cascaded VLSI Neural network Building-Block Chips," Proc. IEEE/INNS hlternational Join Conference on Neural Networks, June 7- l 1,1992, Baltimore, MD, vol. 1, pp. 184-189.
9. T.A. Duong, Cascade Error Projection_An sufficient Hardware learning theory. Ph.D. 771esis, UCI, 1995.
10. S.E. Fahlmann, C. Lebiere, "The Cascade Correlation learning architecture," in Advances hi Neural hlformation Processing Systems II, Ed: D. Touretzky, Morgan Kaufimann, San Mateo, CA, 1990, pp. 524-532.
11. T.A. Duong, "Cascade Error Projection-An efficient hardware learning algororithm, " Proceeding Int'l IEEE/ICNN in Perth, Western Australia, vol. 1, pp. 175-178, Oct. 27-Dec I, 1995 (Invited Paper)
12. T.A. Duong, A. Stubberud, T. Daud, and A. Thakoor, "Cascade Error Projection- A New Learning Algorithm," Proceeding lnt'l IEEE/1CNN in Washington D.C., vol. 1, pp. 229-234, Jun. 3-Jun 7, 1996.