Voltage shift in plastic-packaged bandgap references

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 49, Issue 10, 2002, Pages 681-685

  Abesingha, Buddhika ^a   Rincón Mora, Gabriel A ^a   Briggs, David ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BAND STRUCTURE; CARRIER CONCENTRATION; ELECTRIC POTENTIAL; ELECTRON MOBILITY; ERROR ANALYSIS; PLASTICS; QUANTUM THEORY; STRESS ANALYSIS;

VOLTAGE SHIFT;

DIGITAL SIGNAL PROCESSING;

EID: 0036826077     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2002.806734     Document Type: Article

References (12)

1. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1993.
2. G. A. Rincon-Mora, Voltage References: From Diodes to Precision High-Order Bandgap Circuits. New York: Wiley, 2001.
3. H. Ali, "Stress-induced parametric shift in plastic packaged devices," IEEE Trans. Comp., Packag., Manufact. Technol. C, vol. CPMTC-20, pp. 458-462, Nov. 1997.
4. S. Gee, T. Doan, and K. Gilbert, "Stress related offset voltage shift in a precision operational amplifier," in Proc. 43rd Electronic Components and Technology Conf., 1993, pp. 755-764.
5. R. Pendse and D. Jenning, "Parametric shifts in devices: Role of packaging variables and some novel solutions," in Proc. 40th Electronic Components and Technology Conf., 1990, pp. 322-326.
6. R. C. Jaeger, J. C. Suhling, R. Ramani, A. T. Bradley, and J. Xu, "CMOS stress sensors on (100) silicon," IEEE J. Solid-State Circuits, vol. 35, pp. 85-95, Jan. 2000.
7. R. E. Thomas, "Stress-induced deformation of aluminum metallization in plastic molded semiconductor devices," IEEE Trans. Comp. Hybrids, Manufact. Technol., vol. CHMT-8, pp. 427-434, Dec. 1985.
8. K. M. Schlesier, S. A. Keneman, and R. T. Mooney, "Piezoresistivity effects in plastic-encapsulated integrated circuits," RCA Rev., vol. 43, pp. 590-607, Dec. 1982.
9. H. Matsumoto, M. Yamada, J. Fukushima, T. Kondo, N. Kotani, and M. Tosa, "New filler-induced failure mechanism in plastic encapsulated VLSI dynamic MOS memories," in Proc. IEEE Int. Reliability Physics Symp., 1981, pp. 180-183.
10. J. J. Wortman, J. R. Hauser, and R. M. Burger, "Effects of mechanical stress on p-n junction device characteristics," J. Appl. Phys., vol. 35, pp. 2122-2130, 1964.
11. A. Hastings, The Art of Analog Layout. New York: Wiley, 2000.
12. H. C. J. M. van Gestel, L. van Gemert, and E. Bagerman, "On-chip piezoresistive stress measurement and 3D finite element simulations of plastic DIL 40 packages using different materials," in Proc. 44th Electronic Components and Technology Conf., 1993, pp. 124-133.