Voltage references: From diodes to precision high-order bandgap circuits

Voltage References: From Diodes to Precision High-Order Bandgap Circuits

Volumn , Issue , 2001, Pages 1-168

  Rincón Mora, Gabriel A ^a,b  

^a TEXAS INSTRUMENTS   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG INTEGRATED CIRCUITS; COMMERCE; OPTICAL TESTING; STUDENTS; SYSTEM-ON-CHIP; TIMING CIRCUITS; VOLTAGE MEASUREMENT;

CURRENT REFERENCE; CURVATURE CORRECTION; DESIGN IMPLICATIONS; GRADUATE STUDENTS; INTEGRATED VOLTAGE; REFERENCE CIRCUITS; TEMPERATURE DEPENDENT; VOLTAGE REFERENCE;

INTEGRATED CIRCUIT DESIGN;

EID: 85036539804     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470547038     Document Type: Book

References (48)

1. R. Kenyon, “A Quick Guide to Voltage References,” EDN, no. 8, pp. 161-167, April 13, 2000.
2. A.S. Sedra and K.C. Smith, Microelectronic Circuits. New York: Holt, Rinehart and Winston, 1987.
3. A. Hastings, The Art of Analog Layout. New Jersey: Prentice-Hall, Inc., 2001.
4. M. Gunawan et. al., “A Curvature-Corrected Low-Voltage Bandgap Reference,”IEEE Journal of Solid-State Circuits, vol. 28, no. 6, pp. 667-670, June 1993.
5. A.L. Coban and P.E. Allen, “A 1.75 V Rail-to-Rail CMOS Op Amp,”Proceedings IEEE International Symposium on Circuits and Systems, vol. 5, pp. 497-500, 1994.
6. M. Helfenstein et. al., “90 dB, 90 MHz, 30 mW OTA with the Gain-Enhancement Implemented by One- and Two-Stage Amplifiers,”Proceedings IEEE International Symposium on Circuits and Systems, vol. 3, pp. 1732-1735, 1995.
7. P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits.New York: Wiley, 1993.
8. beCharacteristics with Application to Bandgap Reference Sources,” IEEE Journal of Solid-State Circuits, vol. SC-15, no. 6, pp. 1076-1084, December 1980.
9. G.M. Meijer et. al., “A New Curvature-Corrected Bandgap Reference,” IEEE Journal of Solid-State Circuits, vol. SC-17, no. 6, pp. 1139-1143, December 1982.
10. P.R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits.New York: Wiley, 1993.
11. H.J. Oguey and D. Aebischer, “CMOS Current Reference Without Resistance,”IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1132-1135, July 1997.
12. P.E. Allen and D.R. Holdberg, CMOS Analog Circuit Design. New York: Holt, Rinehart and Winston, 1987.
13. G.A. Rincon-Mora and P.E. Allen, “A 1.1 V Current-Mode and Piece-wise-Linear Curvature Corrected Bandgap Reference,”IEEE Journal of Solid-State Circuits, vol. 33, no. 10, pp. 1551-1554, October 1998.
14. J.H. Huijsing, et al., Analog Circuit Design.The Netherlands: Kluwer Academic Publishers, 1996.
15. J.H. Huijsing, et al., Analog Circuit Design.The Netherlands: Kluwer Academic Publishers, 1996.
16. S. Franco, Design with Operational Amplifiers and Analog Integrated Circuits.New York: McGraw-Hill, 1988.
17. Motorola Linear/Switchmode Voltage Regulator Handbook, 4th ed., Motorola, 1989.
18. P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits.New York: Wiley, 1993.
19. R.J. Reay, et. al., “A Micromachined Low-Power Temperature-Regulated Bandgap Voltage Reference,”IEEE Journal of Solid-State Circuits, vol. 30, no. 12, 1374-1381, December 1995.
20. P. Gray, “Advanced Analog Integrated Circuits,”Lecture Notes and Diagrams from the University of California at Berkeley,1991.
21. M. Gunawan et al., “A Curvature-Corrected Low-Voltage Bandgap Reference,”IEEE Journal of Solid-State Circuits, vol. 28, no. 6, pp. 667-670, June 1993.
22. I. Lee et al., “Exponential Curvature-Compensated BiCMOS Bandgap References,”IEEE Journal of Solid-State Circuits, vol. 29, no. 11, pp. 1396-1403, November 1994.
23. G.A. Rincon-Mora and P.E. Allen, “A 1.1 V Current-Mode and Piecewise-Linear Curvature-Corrected Bandgap Reference,”IEEE Journal of Solid-State Circuits, vol. 33, no. 10, pp. 1551-1554, October 1998.
24. W.T. Holman, “A New Temperature Compensation Technique for Bandgap Voltage References,”IEEE International Symposium on Circuits and Systems, vol. 1, pp. 385-388, 1996.
25. J.H. Huijsing et al., Low-Noise, Low-Power, Low-Voltage; Mixed-Mode Design with CAD Tools’, Voltage, Current and Time References.The Netherlands: Kluwer Academic Publishers, 1996.
26. G.M. Meijer et al., “A New Curvature-Corrected Bandgap Reference,” IEEE Journal of Solid-State Circuits, vol. SC-17, no. 6, pp. 1139-1143, December 1982.
27. A.S. Sedra and K.C. Smith, Microelectronic Circuits. New York: Holt, Rinehart and Winston, 1987.
28. Practical Design Techniques for Power and Thermal Management. Analog Devices, 1998.
29. K.M. Tham and K. Nagaraj, “A Low Supply Voltage, High PSRR Voltage Reference in CMOS Process,”IEEE Journal of Solid-State Circuits, vol. 30, no. 5, pp. 586-590, May 1995.
30. G.A. Rincon-Mora and P.E. Allen, “A 1.1 V Current-Mode and Piece-wise-Linear Curvature Corrected Bandgap Reference,”IEEE Journal of Solid-State Circuits, vol. 33, no. 10, pp. 1551-1554, October 1998.
31. G.A. Rincon-Mora, Current Efficient, Low Voltage, Low Drop-Out Regulators. Ph.D. Dissertation. UMI, 1996.
32. J.H. Huijsing et al., Low-Noise, Low-Power, Low-Voltage; Mixed-Mode Design with CAD Tools; Voltage, Current and Time References.The Netherlands: Kluwer Academic Publishers, 1996.
33. P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits.New York: Wiley, 1993.
34. A.B. Grebene, Bipolar and MOS Analog Integrated Circuit Design.New York: Wiley, 1984.
35. G. Erdi, “A Precision Trim Technique for Monolithic Analog Circuits,” IEEE Journal of Solid-State Circuits, vol. SC-10, pp. 412-416, 1975.
36. J.J. Wortman, J.R. Hauser, and R.M. Burger, “Effects of Mechanical Stress on p-n Junction Device Characteristics,”Journal of Applied Physics, vol. 35, no. 7, pp. 2122-2131, July 1964.
37. S. Gee, T. Doan, and K. Gilbert, “Stress Related Offset Voltage Shift in a Precision Operational Amplifier,”IEEE ECTC Dig., pp. 755-764, 1993
38. R. Thomas, “Stress-Induced Deformation of Aluminum Metallization in Plastic Molded Semiconductor Devices,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. CHMT-8, no. 4, pp. 427-434, December 1985.
39. H. Miura, A. Nishimura, and S. Kawai, “Structural Effect of IC Plastic Package on Residual Stress in Silicon Chips,” Proc. 40th Electronic Components Technology Conference, pp. 316-321, 1990.
40. H. Ali, “Stress-Induced Parametric Shift in Plastic Packaged Devices,”IEEE Trans. Comp., Packag., Manufact. Technology, vol. 20, pp. 458-462, November 1997.
41. S.A. Gee, W.F. v.d. Bogert, and V.R. Akylas, “Strain-Gauge Mapping of Die Surface Stresses,”IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 12, no. 4, pp. 587-592, December 1989.
42. H. Matsumoto et al., “New Filler-Induced Failure Mechanism in Plastic Encapsulated VLSI Dynamic MOS Memories,”Proc. IEEE International Reliability Physics Symp., pp. 180-183, 1981.
43. H.C.J.M. van Gestel, L. van Gemert, and E. Bagerman, “On-Chip Piezoresistive Stress Measurement and 3D Finite Element Simulations of Plastic DIL 40 Packages Using Different Materials,”Proc. 44th Electronic Components and Technology Conf., pp. 124-133, 1993.
44. T. Regan, “Low Dropout Linear Regulators Improve Automotive and Battery- Powered Systems,”Power Conversion and Intelligent Motion, pp. 65-69, February 1990.
45. J. Wong, “A Low-Noise Low Drop-Out Regulator for Portable Equipment,”Power Conversion and Intelligent Motion, pp. 38-43, May 1990.
46. M. Ismail and T. Fiez, Analog VLSI Signal and Information Processing. New York: McGraw-Hill, 1994.
47. F. Goodenough, “Fast LDOs and Switchers Provide Sub-5-V Power,” Electronic Design, vol. 43, no. 18, pp. 65-74, September 5, 1995.
48. A. Hastings, The Art of Analog Layout. New Jersey: Prentice-Hall, Inc., 2001.