A modulus replication complex adaptive filter IP core

Canadian Journal of Electrical and Computer Engineering

Volumn 27, Issue 4, 2002, Pages 177-181

  Garg, A ^a   Jullien, G A ^a   McGibney, G H ^b   Haslett, J W ^a  

^a UNIVERSITY OF CALGARY   (Canada)

^b TRLABS   (Canada)

Author keywords

Adaptive FIR filters; Computer arithmetic; IP cores; Modulus replication; System on chip; Wireless networks

Indexed keywords

ADAPTIVE FILTERING; CMOS INTEGRATED CIRCUITS; DIGITAL ARITHMETIC; EQUALIZERS; INTELLECTUAL PROPERTY; LOCAL AREA NETWORKS; MOBILE COMPUTING; SYSTOLIC ARRAYS;

MODULUS REPLICATION;

FIR FILTERS;

EID: 0036822598     PISSN: 08408688     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Review

References (15)

1. N. Wigley and G.A. Jullien, "On modulus replication for residue arithmetic computations of complex inner products," IEEE Trans. Comput. vol. 39, no. 8, Aug. 1990, pp. 1065-1076.
2. M. Shahkarami, G.A. Jullien, W.C. Miller, and R. Muscedere, "General purpose FIR filter arrays using optimized redundancy over direct product polynomial rings," in Proc. Asilomar Conf. Circuits, Systems, and Computers, Monterey, Calif., 1998, pp. 1209-1213.
3. G.A. Jullien, S. Bizzan, and N.M. Wigley, "Using redundant finite rings for fault tolerant signal processors," in Proc. SPIE, Advanced Signal Processing: Algorithms, Architectures and Implementations V, vol. 2296, Aug. 1994, pp. 785-796.
4. S. Bizzan, Architecture and Implementations for Polynomial Ring Engine Over Small Residue Rings, Ph.D. dissertation, Dept. of Electrical Engineering, University of Windsor, Windsor, Ont., 1997.
5. G.A. Jullien, W. Luo, and N.M. Wigley, "High throughput VLSI DSP using replicated finite rings," J. VLSI Signal Processing, vol. 14, no. 2, Nov. 1996, pp. 207-220.
6. N.M. Wigley, G.A. Jullien, and D. Reaume, "Large dynamic range computations over small finite rings," IEEE Trans. Comput., vol. 43, no. 1, Jan. 1994, pp. 78-86.
7. L. Imbert and G.A. Jullien, "Fault-tolerant computation of large inner products," IEE Electron. Lett., vol. 37, no. 9, Apr. 2001, pp. 551-552.
8. G.H. McGibney, Wireless Networking with Simple Terminals, Ph.D. dissertation, Dept. of Electrical and Computer Engineering, University of Calgary, Calgary, Alta., 2000.
9. Daniel Gonzalez et al., "A new methodology for efficient synchronization of RNS-based VLSI systems," in Proc. 12th Int. Workshop on Power And Timing Modeling, Optimization and Simulation, Seville, Spain, Sept. 2002, pp. 188-197.
10. N.S. Szabo and R.I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology, New York: McGraw-Hill Publishing Co., 1967.
11. M.A. Soderstrand, W.K. Jenkins, G.A. Jullien, and F.J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, New York: IEEE Press, 1986.
12. W.K. Jenkins and J.V. Krogmier, "The design of dual-complex signal processors based on quadratic modular number codes," IEEE Trans. Circ. Syst., vol. 34, Apr. 1987, pp. 354-363.
13. S.H. Leung, "Application of residue number systems to complex digital filters," in Proc. Fifteenth Asilomar Conf. on Circuits, Systems, and Computers, Monterey, Calif., 1981, pp. 70-74.
14. M. Shahkarami, Exploiting Redundancy in Modulus Replication Inner Product Processors, Ph.D. dissertation, Dept. of Electrical Engineering, University of Windsor, Windsor, Ont., 1999.
15. L.M. Leibowitz, "A simplified binary arithmetic for the Fermat number transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. 24, no. 5, Oct. 1976, pp. 356-359.