Gemini: An optical interconnection network for parallel processing

IEEE Transactions on Parallel and Distributed Systems

Volumn 13, Issue 10, 2002, Pages 1038-1055

  Chamberlain, Roger D ^a,b   Franklin, Mark A ^a,b   Baw, Ch'ng Shi ^c  

^a IEEE   (United States)

^b WASHINGTON UNIVERSITY   (United States)

^c Airvana Inc   (United States)

Author keywords

Fair scheduling protocols; Multiprocessor interconnection networks; Optical communication; Performance evaluation

Indexed keywords

FAIR SCHEDULING PROTOCOLS; PERFORMANCE EVALUATION;

COMPUTER SIMULATION; INTERCONNECTION NETWORKS; NETWORK PROTOCOLS; OPTICAL COMMUNICATION; SCHEDULING; SYSTEMS ANALYSIS;

PARALLEL PROCESSING SYSTEMS;

EID: 0036807836     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2002.1041880     Document Type: Article

References (33)

1. T. Anderson, S. Owicki, and J. Saxe, "High Speed Scheduling for Local Area Networks," ACM Trans. Computer Systems, pp. 319-352, Nov. 1993.
2. K.E. Batcher, "The Flip network in STARAN," Proc. 1976 Int'l Conf. Parallel Processing, pp. 65-71, 1976.
3. 2Q: Worst-Case Fair Weighted Fair Queueing," Proc. IEEE INFOCOM, Mar. 1996.
4. CACI Products Company MODSIM III Reference Manual, Sept. 1997.
5. J.B. Carter, W.C. Hsieh, L.B. Stoller, M. Swanson, L. Zhang, and S.A. McKee, "Impulse: Memory System Support for Scientific Applications," J. Scientific Programming, vol. 7, nos. 3-4, pp. 195-209, 1999.
6. R. Chamberlain, C.S. Baw, M. Franklin, C. Hackmann, P. Krishnamurthy, A. Mahajan, and M. Wrighton, "Evaluating the Performance of Photonic Interconnection Networks," Proc. 35th Ann. Simulation Symp., Apr. 2002.
7. R. Chamberlain, M. Franklin, R. Krchnavek, and B. Baysal, "Design of an Optically-Interconnected Multicomputer," Proc. Fifth Int'l Conf. Massively Parallel Processing Using Optical Interconnections, pp. 114-122, June 1998.
8. C.S. Baw, R.D. Chamberlain, and M.A. Franklin, "Fair Scheduling in an Optical Interconnection Network," Proc. Seventh Int'l Symp. Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, pp. 56-65, Oct. 1999.
9. C.S. Baw, R.D. Chamberlain, M.A. Franklin, and M.G. Wrighton, "The Gemini Interconnect: Data Path Measurements and Performance Analysis," Proc. Sixth Int'l Conf. Parallel Interconnects, pp. 21-30, Oct. 1999.
10. A. Demers, S. Keshav, and S. Shenker, "Analysis and Simulation of a Fair Queueing Algorithm," Proc. ACM SIGCOMM '89 Symp. Comm. Architectures and Protocol, Dec. 1989.
11. J. Duato et al., "A High Performance Router Architecture for Interconnection Networks," Proc. 1996 Int'l Conf. Parallel Processing, pp. 61-68, 1996.
12. S.J. Golestani, "A Self-Clocked Fair Queueing Scheme for Broadband Applications," Proc. IEEE INFOCOM, pp. 636-646, June 1994.
13. J.L. Hennessy and D.A. Patterson, Computer Architecture A Quantitative Approach, second ed., Morgan Kaufmann, 1996.
14. M. Karol, M. Hluchy, and S. Morgan, "Input versus Output Queueing on a Space Division Switch," IEEE Trans. Comm., vol. 35, no. 12, pp. 1347-1356, 1987.
15. S. Keshav, An Engineering Approach to Computer Networking, Adison-Wesley, 1997.
16. J.M. Lebak and A.W. Bojanczyk, "Design and Performance Evaluation of a Portable Library for Space-Time Adaptive Processing," IEEE Trans. Parallel and Distributed Systems, vol. 11, no. 3, pp. 287-298, 2000.
17. S. Lu, V. Bhargavan, and R. Srikant, "Fair Scheduling in Wireless Packet Networks," Proc. SIGCOMM '97, 1997.
18. Lucent Technologies, Guided Wave Optical Switch Products, Preliminary Data Sheet, 1997.
19. C. Lund, "Optics Inside Future Computers," Proc. Fourth Int'l Conf. Massively Parallel Processing Using Optical Interconnections, pp. 156-159, June 1997.
20. N.W. McKeown, "Scheduling Algorithms for Input-Queued Cell Switches," PhD thesis, Univ. of California, Berkeley, 1995.
21. N.W. McKeown, V. Anantharam, and J. Walrand, "Achieving 100 Percent Throughput in an Input-Queued Switch," Proc. IEEE INFOCOM, Mar. 1996.
22. E.J. Murphy, T.O. Murphy, R.W. Irvin, R. Grencavich, G.W. Davis and G.W. Richards, "Enhanced Performance Switch Arrays for Optical Switching Networks," Proc. European Conf. Integrated Optics (ECIO), Apr. 1997.
23. A.K. Parekh and R.G. Gallager, "A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks - The Single Node Case," IEEE/ACM Trans. Networking, pp. 344-357, June 1993.
24. A.K. Parekh and R.G. Gallager, "A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks - The Multiple Node Case," IEEE/ACM Trans. Networking, pp. 137-150, Apr. 1994.
25. B. Prabhakar and N. McKeown, "On the Speedup Required for Combined Input and Output Queued Switching," Technical Report CSL-TR-97-738, Stanford Univ., Nov. 1997.
26. C. Salisbury and R. Melhem, "Distributed, Dynamic Control of Circuit-Switched Banyan Networks," Proc. Int'l Parallel Processing Symp., 1998.
27. C. Salisbury and R. Melhem, "A High-Speed Scheduler/Controller for Unbuffered Banyan Networks," Proc. IEEE Int'l Conf. Comm., 1998.
28. M. Shreedhar, "Efficient Fair Queueing Using Deficit Round Robin," Master's thesis, Washington Univ., Dec. 1994.
29. M. Shreedhar and G. Varghese, "Efficient Fair Queueing Using Deficit Round Robin," Proc. SIGCOMM '95, pp. 231-243, Aug. 1995.
30. S. Suri, G. Varghese, and G. Chandranmenon, "Leap Forward Virtual Clock: An O(log log N) Queueing Scheme with Guaranteed Delays and Throughput Fairness," Proc. IEEE INFOCOM, Apr. 1997.
31. Y.S. Yeh, M. Hluchyj, and A. Acampora, "The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching," IEEE J. Selected Areas in Comm., vol. 5, no. 8, Oct. 1987.
32. X. Yuan, R. Melhem, and R. Gupta, "Distributed Path Reservation Algorithms for Multiplexed All-Optical Interconnection Network," IEEE Trans. Computers, pp. 1355-1363, Dec. 1999.
33. L. Zhang, "Virtual Clock: A New Traffic Control Algorithm for Packet Switching Networks," ACM Trans. Computer Systems, vol. 9, pp. 101-124, May 1991.