A high speed scheduler/controller for unbuffered banyan networks

International Conference on Communications - Proceedings

Volumn 1, Issue , 1998, Pages 645-650

  Salisbury, C ^a   Melhem, R ^a  

^a University of Pittsburgh   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DATA TRANSFER; ELECTRIC NETWORK ANALYSIS; PACKET SWITCHING;

HIGH SPEED SCHEDULER/CONTROLLER; UNBUFFERED BANYAN NETWORKS;

INTERCONNECTION NETWORKS;

EID: 0031638144     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICC.1998.682965     Document Type: Conference Paper

References (12)

1. C. Catania and A. Pattavina. Analysis of replicated banyan networks with input and output queuing for ATM switching. In Proceedings of the IEEE International Conference on Communications (ICC '961, volume 3, pages 1685-1689. IEEE, 1996.
2. T. Chaney, J. A. Fingerhut, M. Flucke, and J. S. Turner. Design of a gigabit ATM switch. In INFOCOM '97: 16th Joint Conference of the Computer and Communication Societies. IEEE, April 1997.
3. P. Dietrich and R. R. Rao. Request resubmission in a blocking, circuit-switched interconnection network. IEEE Transactions on Computers, 4S(11): 1282-1293,November 1996.
4. C.-A. Fun and J. A. Silvester. A new parallel banyan ATM switch architecture. In Proceedings of the IEEE International Conference on Communications (ICC '95), volume 1, pages 523-527. IEEE, 1995.
5. C. P. Kruskal and M. Snir. The performance of Inultistage interconnection networks for multiprocessors. IEEE Transactions on Computers, C-32( 12): 1091-1098, December 1983.
6. N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitz. The Tiny Tera: A packet switch core. IEEE Micro, pages 26-33, Jan/Feb 1997.
7. C. Qiao and R. Melhem. Reconfiguration with time division multiplexing MINs for multiprocessor communications. IEEE Transactions oii Parallel and Distributed Systems, 5(4):337-352,1994.
8. N. K. Shanna. Space and time redundant broadband packet switch. In Proceedings of the 15th Annual IEEE Intemational Phoenix Conference on Computers and Communications, pages 194-200. IEEE, 1996.
9. E A. Tobagi. Fast packet switch architectures for broadband integrated services digital networks. Proceedings of the IEEE, 78(1):133-167, January 1990.
10. E A. Tobagi, T. Kwok, and EM. Chiussi. Architecture, perfonnance, and implementation of the tandem banyan fast packet switch. IEEE Journal on Selected Areas in Communications, 9(8):1173-1193, October 1991.
11. H. Uernatsu and R. Watanabe. Architecture of a packet switch based on banyan switching network with feedback loops. IEEE Journal on Selected Areas in Communications, 6(9): 1521-1527, December 1988.
12. K. L. Yeung. A new ATM switch design using wrapped around multiple WAM banyan network. In Proceedings of the IEEE Intemational Conference on Communications (ICC '95), volume 1, pages 523-527. IEEE, 1995.