A self-learning analog neural processor

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E85-A, Issue 9, 2002, Pages 2149-2158

  Bo, G M ^a   Caviglia, D D ^b   Valle, M ^b  

^a ATMEL Corporation   (Italy)

^b UNIVERSITY OF GENOA   (Italy)

Author keywords

Analog VLSI; Gradient descent learning; Multi layer perceptron; Neural networks; On chip learning

Indexed keywords

CMOS INTEGRATED CIRCUITS; LEARNING ALGORITHMS; MICROPROCESSOR CHIPS; VLSI CIRCUITS;

NEURAL PROCESSORS;

NEURAL NETWORKS;

EID: 0036740528     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. G. Cauwenberghs, M. Bayoumi, and E. Sanchez-Sinencio, eds., Special Issue on Learning on Silicon, Analog Integrated Circuits and Signal Processing, vol.18, nos.2-3, Kluwer Academic, 1999.
2. Y. Berg, R.L. Sigvartsen, T.S. Lande, and A. Abusland, "An analog feed-forward neural network with on-chip learning," Analog Integrated Circuits and Signal Processing, vol.9, pp.65-75, 1996.
3. G.M. Bo, Microelectronic Neural Systems: Analog VLSI for Perception and Cognition, Ph.D. Thesis, Department of Biophysical and Electronic Engineering, University of Genoa, 1998 (http://www.micro.dibe.unige.it/works/GMB o_PHD_Thesis.pdf).
4. G.M. Bo, D.D. Caviglia, H. Chiblé, and M. Valle, "A circuit architecture for analog on-chip back propagation learning with local learning rate adaptation," Analog Integrated Circuits and Signal Processing, vol.18, nos.2-3, pp.163-173, 1999.
5. G.M. Bo, D.D. Caviglia, H. Chiblé, and M. Valle. "Analog VLSI implementation of an on-chip learning neural network," in Learning on Silicon - Adaptive VLSI Neural Systems, ed. G. Cauwenberghs and M. Bayoumi, pp.305-332, Kluwer Academic, 1999.
6. G. Cauwenberghs, "An analog VLSI recurrent neural network learning a continuous-time trajectory," IEEE Trans. Neural Networks, vol.7, no.2, pp.346-361, 1996.
7. H. Chiblè, Analysis and Design of Analog Microelectronic Neural Network Architectures with On-Chip Supervised Learning, Ph.D. Thesis, Department of Biophysical and Electronic Engineering, University of Genoa, 1997 (http://www.micro.dibe.unige.it/works/HChible_PHD_Thesis.pdf).
8. A. Cichocki and R. Unbehauen, Neural Networks for Optimization and Signal Processing, John Wiley & Sons, 1993.
9. B.K. Dolenko and H.C. Card, "Tolerance to analog hardware of on-chip learning in backpropagation networks," IEEE Trans. Neural Networks, vol.6, no.5, pp.1045-1052, 1995.
10. P.J. Edwards and A.F. Murray, Analogue Imprecision in MLP Training, World Scientific, 1996.
11. J. Hertz, A. Krogh, and R.G. Palmer, Introduction to the Theory of the Neural Computation, Addison-Wesley, 1991.
12. G. Cauwenberghs and M. Bayoumi, eds., Learning on Silicon - Adaptive VLSI Neural Systems, Kluwer Academic, 1999.
13. A.H. Kramer, "Array-based computation: Principles, advantages and limitations," Proc. Microneuro'96, pp.68-79, 1996.
14. T. Lehmann, Hardware Learning in Analog VLSI Neural Networks, Ph.D. Thesis, Electronics Institute, Technical University of Denmark, 1994 (http://eivind.imm.dtu.dk/ publications/phdthesis.html).
15. T. Morie, "Analog VLSI implementation of self-learning neural networks," in Learning on Silicon - Adaptive VLSI Neural Systems, ed. G. Cauwenberghs and M. Bayoumi, pp.213-242, Kluwer Academic, 1999.
16. D.E. Rumelhart and J.L. McClelland, Parallel Distributed Processing, Cambridge, MIT Press, 1986.
17. M. Valle, D.D. Caviglia, and G.M. Bisio, "An analog VLSI neural network with on-chip back propagation learning," Analog Integrated Circuits and Signal Processing Journal, vol.9, pp.231-245, Kluwer Academic, 1996.
18. E.A. Vittoz, "Analog VLSI signal processing: Why, where and how," J. VLSI Signal Processing, vol.8, pp.27 44, 1994.