Fast and efficient algorithm for the multiplierless realisation of linear DSP transforms

IEE Proceedings: Circuits, Devices and Systems

Volumn 149, Issue 4, 2002, Pages 205-211

  Yurdakul, A ^a   Dundar G ^a  

^a BOGAZICI UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

CALCULATIONS; DIGITAL SIGNAL PROCESSING; FIR FILTERS; INTEGRATED CIRCUIT LAYOUT; ITERATIVE METHODS; POLYNOMIALS; THEOREM PROVING; WAVELET TRANSFORMS;

CANONIC-SIGNED-DIGIT REPRESENTATION; DISCRETE COSINE TRANSFORM; FOUR-BAND WAVELET TRANSFORM; PSEUDOPOLYNOMIAL; RESOURCE FOLDING; TWO-BAND THREE LEVEL WAVELET TRANSFORM;

ALGORITHMS;

EID: 0036698185     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20020408     Document Type: Article

References (14)

1. SAMUELI, H.: 'An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients', IEEE Trans. Circuits Syst., 1989, 36, (7), pp. 1044-1047
2. OH, W. J., and LEE, Y. H.: 'Implementation of programmable multiplierless FIR filters with powers-of-two coefficients', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1995, 42, (8), pp. 553-555
3. DEMPSTER, A. G., and MACLEOD, M. D.: 'Use of minimum-adder multiplier blocks in FIR digital filters', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1995, 42, (9), pp. 569-577
4. DEMPSTER, A. G., and MACLEOD, M. D.: 'Constant integer multiplication using minimum adders', IEE Proc., Circuits Devices Syst., 1994, 141, (5), pp. 407-413
5. MEHENDALE, M., SHERLEKAR, S. D., and VENKATESH, G.: 'Synthesis of multiplierless FIR filters with minimum number of additions'. Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, IEEE Computer Society Press Los Alamitos, CA, USA, 1995, pp. 668-671
6. HARTLEY, R. I.: 'Subexpression sharing in filters using canonic signed digit multipliers', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1996, 43, (10), pp. 677-688
7. POTKONJAK, M., SRIVASTAVA, M. B., and CHANDRAKASAN, A. P.: 'Multiple constant multiplications: Efficient and versatile framework and algorithms exploring common subexpression elimination', IEEE Trans. Comput.-Aided. Des. Integr. Circuits Syst., 1996, 15, (2), pp. 151-165
8. PASKO, R., SCHAUMONT, P., DERUDDER, V., VERNALDE, S., and DURACKOVA, D.: 'A new algorithm for elimination of common subexpression', IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst., 1999, 18, (1), pp. 58-68
9. YURDAKUL, A., and DUNDAR, G.: 'Multiplierless realization of linear DSP transforms using common two-term expressions', J. VLSI Signal Process., 1999, 22, (3), pp. 163-172
10. COLEMAN, J. O.: 'Cascaded Coefficient Number Systems Lead to FIR Filters of Striking Computational Efficiency'. Proceedings of 2001 international IEEE conf. on Electronics, Circuits, and Systems, Malta, 2-5 September 2001
11. GARNER, H. L.: 'Number Systems and Arithmetic'. Adv. Comput., 1965, 6, pp. 131-194
12. ALKIN, O., and ÇAǦLAR, H.: 'Design of efficient M-band coders with linear-phase and perfect reconstruction properties', IEEE Trans. Acoust. Speech Signal Process., 1995, 43, (6), pp. 1579-1590
13. DAUBECHIES, I.: 'The wavelet transform, time-frequency localization and signal analysis', IEEE Trans. Inf. Theory. 1990, 36, (7), pp. 961-1005
14. LIM, Y. C., and PARKER, S. R.: 'Discrete coefficient FIR digital filter design based upon an LMS criteria', IEEE Trans. Circuits Syst., 1983, 30, (10), pp. 723-739